# 原创 SETUP TIME HOLD TIME 英文注解

2008-9-10 20:55 3806 1 1 分类: FPGA/CPLD

Many designers are familiar with setup and hold time
definitions - however, few can identify correctly the launch and
capture edges and the slack/violation between two flops during timing
analysis. In this post, we will cover setup/hold times in a design with
clear examples.

Setup time is defined as the minimum
amount of time BEFORE the clock’s active edge by which the data must be
stable for it to be latched correctly. Any violation in this minimum
required time causes incorrect data to be captured and is known as
setup violation.

Hold time is defined as the minimum
amount of time AFTER the clock’s active edge during which the data must
be stable. Any violation in this required time causes incorrect data to
be latched and is known as hold violation.

The setup time in a design determines the maximum
frequency at which the chip can run without any timing failures.
Factors affecting the setup analysis are the clock period Tclk, Clock
to Q propagation delay of the launch flop Tck->q, negative clock
skew Tskew, required setup time of the capture flop Tfs and
combinational logic delay Tcomb between the two flops being timed. The
following condition must be satisfied.

Tfs <= Tclk – Tck->q – Tskew – Tcomb

Hold analysis depends on the Tck->q, combinational
logic delay, the clock skew and the hold time requirement Tfh of the
capture flop. It is independent of the frequency of the clock. The
condition below must be satisfied.

Tck->q + Tskew + Tcomb >= Tfh

Consider the figure below depicting a flop to flop path
in the same domain with some combinational logic between them. We will
now calculate the setup and hold time slacks in the design based on the
given timing parameters.

Setup and Hold time illustration - Full cycle transfer

For setup checks in single cycle paths, the clock edges
that are relevant is shown in the Figure above. The data required time
for the capture flop B to meet setup is

Data Required time = (Clock Period + Clock Insertion Delay + Clock Skew - Setup time of the flop) = 8 + 2 + 0.25 -0.1 = 10.15 ns

The data arrival time from the launch flop is

Data Arrival time = (Clock Insertion Delay + CK->Q Delay of the launch flop + Combinational logic Delay) = 2 + 0.1 + 5 = 7.1 ns.

Setup slack is

Setup Margin = Data Required Time - Data Arrival Time = 10.15 - 7.10 = 3.05 ns

Similarly for hold checks assuming the hold time requirement of the flop B is 100 ps, the data expected time is

Data expected time = (Clock Insertion Delay + Clock skew + Hold time requirement of flop) = 2 + 0.25 +0.1 = 2.35 ns.

So the hold time slack is

Hold Margin = Data Arrival time - Data expected time = 7.10 - 2.35 = 4.85 ns

Consider the case where the clock to flop B is inverted
(or that the flop is negative edge trigerred). In this particular case,
the relevant edges for setup/hold are as shown in the figure below.

Setup and Hold time illustration - Half cycle transfer

In this scenario, the setup margin considering all the other parameters to be the same is

Data Required time = (half_clock_period + clock
insertion delay + Ck->Q delay of flop A - Setup time required for
flop B) = 4 + 2 + 0.25 -0.1 = 6.15 ns

Since the Data Arrival time remains the same, there is a setup violation of

Setup violation = 6.15 ns - 7.10 ns = -1.05 ns

There is no hold violation since the data arrival time
remains the time but the data expected time is any time after (Clock
skew + Hold time requirement of flop B)

Data expected time = 0.25 + 0.1 = 0.35 ns

Hold Margin = 7.10 - 0.35 = 6.75 ns

## 文章评论（0条评论）

diablo77521_574237640 2010-07-03 12:12

1.粗略检查SPM的好坏IGBT的C/E脚有二极管保护，万用表打在二极管档位，检查压降是否为0.5V左右。2.再不上主电路时，为不使编码器报警，可以从开关电源取5V，经过2K左右电阻接电压采样点...
diablo77521_574237640 2010-06-30 22:39

1.EMC实验室的电流百分比和制动百分比：300V直流电可以直接利用，每个相电压平均有效值/电机额定值=85% ；Fb-00置3000转，Fb-05置0.1s ，若能在MOTOR displays中r...
diablo77521_574237640 2010-06-22 21:41

1.今天管老师看了下我的PCBA，感觉像蜘蛛网。确实，前两年没有多少机会锻炼画板子，拿杨工的板子对比下看看，对美观太矫情了，导致线路比较混乱，飞线和通孔到处都是。2."N”和"L"铺地靠得太近了，3m...
diablo77521_574237640 2010-06-13 19:14

1.假负载，开关电源有解释说，存储的能量不能迅速地转换到次级（参看电源原理），从而在开关变压器初级的电流会越来越大（电感流过电流存储磁能过渡过程中的电流原理），就引起在电流大到一定值时，在开关管截止的...
diablo77521_574237640 2010-04-20 21:22
4月20日-关于熟悉2楼产线的10个产品的心得和想法

diablo77521_574237640 2010-04-19 22:00

0
1
1
2
3
4
5
6
7
8
9
0