所需E币: 4
时间: 2020-1-14 15:36
大小: 1.19MB
PhaseLockedLoop_2006--DESIGNPHASELOCKEDLOOPDESIGNbyKristenElserougi,RanilFernando,LucaWeiSENIORDESIGNPROJECTREPORTSubmittedinpartialfulfillmentoftherequirementsforthedegreeofBachelorofScienceinElectricalEngineeringSchoolofEngineeringSantaClaraUniversitySantaClara,CaliforniaJune20,2006AbstractOurteamchosetodoacompletemixedsignalICdesignprocess.Withthispurpose,wedecidedtodesignaPhaseLockedLoop(PLL)becausethedesignprocesswouldincorporatetopicsfromdigital,analog,ICdesign,andcontrolsystemstheory.Thisrangeoftopicsisanadequatewaytoincorporatetheprimaryelectricalengineeringtheoriesintooneproject.APLLisaclosedloopfrequencysystemthatlocksthephaseofanoutputsignaltoaninputreferencesignal.Theterm“loc……