tag 标签: virtex-5

相关博文
  • 热度 19
    2011-8-3 00:25
    1802 次阅读|
    0 个评论
    A team of German researchers recently published a study that says that the bitstream encryption mechanism of Xilinx Virtex-4 and Virtex-5 FPGAs can be "completely broken with moderate effort" through side-channel analysis attacks, posing a potential risk of IP theft and more serious attacks such as reverse engineering or the introduction of hardware Trojans. The researchers—Amir Moradi, Markus Kasper and Christof Paar of the Horst Gortz Institute for IT-Security at Ruhr University in Bochum, Germany—reported using off-the-shelf hardware to extract the bitstream encryption keys by monitoring the power consumption of the device during power up. Analyzing the power traces the researchers were able to identify the instances where decryption occurs within the devices and then, using a statistical technique known as differential power analysis, crack the AES-256 key. The researchers reported recovering the Virtex-4 key in six hours and recovering the Virtex-5 key in nine hours. To the best of their knowledge, the paper reports the first successful attack against the bitstream encryption of Virtex-4 and Virtex-5 devices. The attacks demonstrate that industrial products require the implementation of side-channel countermeasures and "that side-channel attacks are not a pure academic playground but have a real-world impact in the security of embedded systems," the researchers wrote in the paper, titled " On the Portability of Side-Channel Attacks ." A spokesperson for Xilinx said the company is aware of the potential vulnerability of FPGAs to side-channel differential power analysis attacks such as the one described in the paper and that Xilinx has researchers dedicated to studying all facets of the security of FPGAs. The spokesperson said such attacks require a certain degree of sophistication, a high level of motivation and for the attacker to physically access and modify the board on which the FPGA sits. No Xilinx customer has ever reported being victimized by one of these attacks, the spokesman said. For customers concerned about these types of attacks or others, there are countermeasures at the system level and anti-tampering technology that they can take advantage of, the spokesman said. A known issue for some time The feasibility of side-channel attacks on FPGAs and other devices has been known for some time. Firms such as Cryptography Research Inc. (CRI) offer countermeasures for differential power analysis attacks. More than 5 billion chips incorporating CRI's technology ship each year. (CRI was acquired by technology licensor Rambus Inc. earlier this year and now operates as an independent unit of Rambus). It's not clear how many successful side-channel analysis attacks have been performed. The paper by the Ruhr University researchers cites several previous academic examples, including one by the same authors apparently describing a power analysis attack on a Virtex-II device. While the recent Ruhr paper focuses specifically on Xilinx devices, CRI executives say vulnerability to side-channel is an issue with all FPGAs, as well as other types of devices. The need for countermeasures to thwart side-channel attacks is obvious in applications like cable TV set top boxes—where customers have access to the hardware and could be motivated to break the encryption in order to gain access to more channels and pay-per-view events. But, aside from aerospace and defense applications where security is paramount, do typical FPGA applications demand countermeasures to prevent side-channel attacks? Actel Corp. (now part of Microsemi Corp.) licensed technology from CRI in 2010 to enhance the security of its products against differential power analysis and other side-channel related attacks. CRI has not publicly announced any other FPGA vendor licensees. Paul Kocher, CRI's founder and a pioneer in differential power analysis research, said the new research represents a problem for Xilinx because of the huge number of FPGAs Xilinx has in the field, which cannot be fixed through a simple software patch but must be physically altered or replaced. "Hardware vulnerabilities like this one can only be fixed by replacing the physical chips," Kocher said. "That's very difficult and expensive to fix. If you are Xilinx, this is a big challenge to deal with," Kocher said. But Kocher said protecting Xilinx chips from vulnerability to attacks would be pretty straightforward, requiring the implementation of cryptography algorithms in other ways. "It's actually not a terribly difficult issue to fix if you know what you are doing," Kocher said. For the record, Kocher acknowledges that he has tried to persuade FPGA vendors—including Xilinx—to license CRI technology, which would reduce the devices' vulnerability to side-channel attacks. But he says he is more interested in promoting awareness of the issue than landing a particular customer. "It's a bit like selling life insurance," Kocher said. "You don't go into this business hoping that people will have vulnerabilities."   Dylan McGrath EE Times  
  • 热度 21
    2011-7-29 13:30
    3435 次阅读|
    0 个评论
    According to a paper recently published by a team of German researchers, the bitstream encryption mechanism of Xilinx Virtex-4 and Virtex-5 FPGAs can be "completely broken with moderate effort" through side-channel analysis attacks, posing a potential risk of IP theft and more serious attacks such as reverse engineering or the introduction of hardware Trojans. The researchers—Amir Moradi, Markus Kasper and Christof Paar of the Horst Gortz Institute for IT-Security at Ruhr University in Bochum, Germany—reported using off-the-shelf hardware to extract the bitstream encryption keys by monitoring the power consumption of the device during power up. Analyzing the power traces the researchers were able to identify the instances where decryption occurs within the devices and then, using a statistical technique known as differential power analysis, crack the AES-256 key. The researchers reported recovering the Virtex-4 key in six hours and recovering the Virtex-5 key in nine hours. To the best of their knowledge, the paper reports the first successful attack against the bitstream encryption of Virtex-4 and Virtex-5 devices. The attacks demonstrate that industrial products require the implementation of side-channel countermeasures and "that side-channel attacks are not a pure academic playground but have a real-world impact in the security of embedded systems," the researchers wrote in the paper, titled " On the Portability of Side-Channel Attacks ." A spokesperson for Xilinx said the company is aware of the potential vulnerability of FPGAs to side-channel differential power analysis attacks such as the one described in the paper and that Xilinx has researchers dedicated to studying all facets of the security of FPGAs. The spokesperson said such attacks require a certain degree of sophistication, a high level of motivation and for the attacker to physically access and modify the board on which the FPGA sits. No Xilinx customer has ever reported being victimized by one of these attacks, the spokesman said. For customers concerned about these types of attacks or others, there are countermeasures at the system level and anti-tampering technology that they can take advantage of, the spokesman said.ÿ A known issue for some time The feasibility of side-channel attacks on FPGAs and other devices has been known for some time. Firms such as Cryptography Research Inc. (CRI) offer countermeasures for differential power analysis attacks. More than 5 billion chips incorporating CRI's technology ship each year. (CRI was acquired by technology licensor Rambus Inc. earlier this year and now operates as an independent unit of Rambus). It's not clear how many successful side-channel analysis attacks have been performed. The paper by the Ruhr University researchers cites several previous academic examples, including one by the same authors apparently describing a power analysis attack on a Virtex-II device. While the recent Ruhr paper focuses specifically on Xilinx devices, CRI executives say vulnerability to side-channel is an issue with all FPGAs, as well as other types of devices. The need for countermeasures to thwart side-channel attacks is obvious in applications like cable TV set top boxes—where customers have access to the hardware and could be motivated to break the encryption in order to gain access to more channels and pay-per-view events. But, aside from aerospace and defense applications where security is paramount, do typical FPGA applications demand countermeasures to prevent side-channel attacks? Actel Corp. (now part of Microsemi Corp.) licensed technology from CRI in 2010 to enhance the security of its products against differential power analysis and other side-channel related attacks. CRI has not publicly announced any other FPGA vendor licensees. Paul Kocher, CRI's founder and a pioneer in differential power analysis research, said the new research represents a problem for Xilinx because of the huge number of FPGAs Xilinx has in the field, which cannot be fixed through a simple software patch but must be physically altered or replaced. "Hardware vulnerabilities like this one can only be fixed by replacing the physical chips," Kocher said. "That's very difficult and expensive to fix. If you are Xilinx, this is a big challenge to deal with," Kocher said. But Kocher said protecting Xilinx chips from vulnerability to attacks would be pretty straightforward, requiring the implementation of cryptography algorithms in other ways. "It's actually not a terribly difficult issue to fix if you know what you are doing," Kocher said. For the record, Kocher acknowledges that he has tried to persuade FPGA vendors—including Xilinx—to license CRI technology, which would reduce the devices' vulnerability to side-channel attacks. But he says he is more interested in promoting awareness of the issue than landing a particular customer. "It's a bit like selling life insurance," Kocher said. "You don't go into this business hoping that people will have vulnerabilities."   Dylan McGrath EE Times
相关资源
  • 所需E币: 3
    时间: 2019-12-25 15:04
    大小: 363.34KB
    上传者: quw431979_163.com
    针对基于Virtex-5的原型验证平台的硬件设计进行探索,对系统资源评估、信号完整性分析以及电源分布系统设计中的FPGA相关分析进行详尽描述,探索出高性能FPGA硬件系统设计的一般性方法及流程,设计出一款高性能的ASIC原型验证平台.……
  • 所需E币: 5
    时间: 2019-12-25 12:35
    大小: 208.61KB
    上传者: wsu_w_hotmail.com
    提出Virtex-5中具有自适应时钟变化能力的动态DCM的设计方法.Virtex-5是Xilinx公司最新的高端FPGA,基于该芯片的电路设计几乎都要用到DCM,探讨其应用技巧非常有意义.本文介绍了动态DCM的应用背景,详细阐述了动态DCM的工作原理和设计方法,并指出了这种设计的应用前景.该设计在工程实践中已经得到使用,并取得了很好的效果.……
  • 所需E币: 3
    时间: 2019-12-25 04:32
    大小: 2.71MB
    上传者: 978461154_qq
    Virtex-5TXT解决方案Virtex-5TXT解决方案Virtex-5TXTFPGA平台单片FPGA超高带宽解决方案部署超高带宽设备的难题Virtex-5TXTFPGA平台是赛灵思最新的创新成果,此平台提供一种低风险的路径,使电信设备制造商可以快速开发能适应迅速发展的100G网络市场的新产品原型,并快速将单个器件中没有足够的收发器用于产品投入生产。这些FPGA是为数据中心中的布线器、交换机和高密度端口构建高吞吐量高性能网络、视频/音频广播和医疗(40Gbps、100Gbps以上)线卡的理想选择。其高带宽功能也能满足视频广播和编辑设影像设备备、医疗影像系统及其他必须传输大量未经压缩的视频数据的应用的要求。ASIC和ASSP中使用了过多高带宽接口协议灵活的桥接在满足成本、面积、功耗和上市时这些器件包含多达4……
  • 所需E币: 5
    时间: 2019-12-25 04:32
    大小: 4.37MB
    上传者: rdg1993
    Virtex-5LXT解决方案VIRTEX-5FPGA终极系统集成平台全球首款65nmFPGA一个系列-多种平台轻松实现您的性能目标Virtex-5系列FPGA提供了4种新型平台供选择,l利用新的ExpressFabric技术,性能提升每种平台都在高性能逻辑、串行连接功能、信号处理和嵌入了30%式处理性能方面实现了最佳平衡。l550MHz时钟技术和性能经过优化的IP模块Virtex-5LXTFPGA优化了具有串行I/O的高性能逻……
  • 所需E币: 5
    时间: 2020-1-4 12:12
    大小: 2.78MB
    上传者: 16245458_qq.com
    FPGA用户不断追求能够突出产品市场优势的新途径,对此,他们在新需求下定义了新系统。新需求一般包括增强功能、提高处理性能、降低功耗、实现定制功能,以及可编程能力等。在向更小的工艺尺寸迈进时,为满足这些需求,成熟的方法是继续提高FPGA密度。然而,迈向40nm等更小的工艺尺寸时并非一帆风顺。40-nm工艺节点的动态功耗减小了,但是,晶体管额外产生的泄漏电流使静态功耗增大(更短的栅极长度)。通过工艺方法以及可编程功耗技术等体系结构创新,Altera的40-nmStratix®IVFPGA不但增强了功能,提高了处理性能,而且还降低了功耗。本白皮书提供的基准测试数据表明,Altera®StratixIVFPGA比Virtex-5FPGA快35%,详细的体系结构分析表明,除了所提供的8-Gbps收发器之外,StratixIVFPGA的基本逻辑单元Virtex-5FPGA容纳的逻辑多1.8倍。白皮书40-nmFPGA:体系结构和性能对比FPGA用户不断追求能够突出产品市场优势的新途径,对此,他们在新需求下定义了新系统。新需求一般包括增强功能、提高处理性能、降低功耗、实现定制功能,以及可编程能力等。在向更小的工艺尺寸迈进时,为满足这些需求,成熟的方法是继续提高FPGA密度。然而,迈向40nm等更小的工艺尺寸时并非一帆风顺。40-nm工艺节点的动态功耗减小了,但是,晶体管额外产生的泄漏电流使静态功耗增大(更短的栅极长度)。通过工艺方法以及可编程功耗技术等体系结构创新,Altera的40-nmStratixIVFPGA不但增强了功能,提高了处理性能,而且还降低了功耗。本白皮书提供的基准测试数据表明,AlteraStratixIVFPGA比Virtex-5FPGA快35%,详细的体系结构分析表明,除了所提供的8-Gbps收发器之外,StratixIVFPGA的基本逻辑单元比Virtex-5FPGA容纳的逻辑多1.8倍。引言StratixIVFPGA提供680,000个逻辑单元(LE),22Mbits内部RAM,以及1,300多个18x18乘法器,进一步增强了功能,提高了系统集成度。核心架构采用了创新的逻辑单元进行开发,即,自适应逻辑模块(ALM),它采用MultiTrack互联体系结构进行布线,以更少的跳转实现了最大的连通度。低功耗技……
  • 所需E币: 4
    时间: 2020-1-4 12:12
    大小: 2.02MB
    上传者: 978461154_qq
    芯片制造商对提高器件性能、降低功耗有着不懈的追求,为65nm工艺节点带来了新的挑战。采用目前最新的技术,AlteraStratixIIIFPGA利用前一代90nmStratixIIFPGA灵活的逻辑结构,结合创新的低功耗技术,充分发挥了QuartusII开发软件中全集成高效基本体系结构的优势。借助StratixIII的性能优势,设计人员不但缩短了设计周期,降低了成本,而且能够以极低的功耗实现大型设计。……
  • 所需E币: 5
    时间: 2019-12-24 10:34
    大小: 1.15MB
    上传者: givh79_163.com
    在这里,我先以一个简单的游戏为楔子,在慢慢的引入我的构想,一步步的在我的功能上的加强强化,废话少说,直入正题吧,我的最简单的一个设计原型是打地鼠这个游戏,我相信这个游戏规则大家都懂,我就不多讲了,首先实现这个游戏,这个游戏最简单的就是用多个按键加上多个led就可以实现最简单的打地鼠的游戏,这个很容易实现,就是纯写硬件逻辑就可以实现,包括的模块也不多,从系统的功能框架可以归纳出系统基本功能模块及子功能模块如下(这是我自己写的模块):1.随机数产生模块:伪随机数的产生伪随机数的变换2.时钟分频选择模块:时钟的分频时钟的选择3.按键去抖动模块:4.数字钟模块5.等级和错误计数模块:按键与随机数的比较等级的计数错误累积计数。...........基于Virtex-5的3D体感互动游戏设计原理在这里,我先以一个简单的游戏为楔子,在慢慢的引入我的构想,一步步的在我的功能上的加强强化,废话少说,直入正题吧,我的最简单的一个设计原型是打地鼠这个游戏,我相信这个游戏规则大家都懂,我就不多讲了,首先实现这个游戏,这个游戏最简单的就是用多个按键加上多个led就可以实现最简单的打地鼠的游戏,这个很容易实现,就是纯写硬件逻辑就可以实现,包括的模块也不多,从系统的功能框架可以归纳出系统基本功能模块及子功能模块如下(这是我自己写的模块):u1.随机数产生模块:伪随机数的产生伪随机数的变换u2.时钟分频选择模块:时钟的分频时钟的选择u3.按键去抖动模块:u4.数字钟模块u5.等级和错误计数模块:按键与随机数的比较等级的计数错误累积计数。其中时钟分频模块将输入的1kHz的频率分为随机数产生所需要的各种不同的频率,计时模块一直在记录游戏运行的时间,我们从按键输入相应的值与产生的随机数进行比较,判断出我们玩的结果,若连续多次正确输入,则等级上升,即随机数产生的频率加快,错误累积会一直保持,直至达到指定的错误数,结束游戏。其结构图如下:前面实现了一个最简单的打地鼠的游戏,以及其在FPGA上的实现,对于我们来说这个游戏现在太没意思了,没有画面,只有几个按键和几个led显示,下面我们来做出在液晶画面上实现的效果。我们实现了一个基于FPGA的片上系统,该片上系统能实现生命力游戏机的功能,而且界面友好。该系统用XILINX公司EDK(EmbeddedDevelopmentKit)软件开发,是一个基于Microblaze的嵌入式系统。系统该体系架构如下图所示。1.片上系统概述该游戏的设计是一个基于片上可编程系统……
  • 所需E币: 3
    时间: 2020-1-9 12:56
    大小: 313.75KB
    上传者: 238112554_qq
    基于XilinxVirtex-5FPGA系列在视频监控的解决方案……
  • 所需E币: 5
    时间: 2019-12-21 23:08
    大小: 319.49KB
    上传者: 二不过三
    基于XilinxVirtex-5FPGA系列在Pcle的解决方案……
  • 所需E币: 4
    时间: 2020-1-15 09:35
    大小: 1.17MB
    上传者: wsu_w_hotmail.com
    Virtex-5PCB设计指南Virtex-5PCB设计指南UG203(v1.0)2006年12月15日RRXilinxisdisclosingthisDocumentandIntellectualProperty(hereinafter"theDesign")toyouforuseinthedevelopmentofdesignstooperateon,orinterfacewithXilinxFPGAs.Exceptasstatedherein,noneoftheDesignmaybecopied,reproduced,distributed,republished,downloaded,displayed,posted,ortransmittedinanyformorbyanymeansincluding,butnotlimitedto,electronic,mechanical,photocopying,recording,orotherwise,withoutthepriorwrittenconsentofXilinx.AnyunauthorizeduseoftheDesignmayviolatecopyrightlaws,trademarklaws,thelawsofprivacyandpublicity,andcommunicationsregulationsandstatutes.XilinxdoesnotassumeanyliabilityarisingoutoftheapplicationoruseoftheDesign;nor……
  • 所需E币: 4
    时间: 2020-1-6 12:49
    大小: 2.95MB
    上传者: 微风DS
    StratixIIIFPGA与XilinxVirtex-5:体系与性能结构对比……
  • 所需E币: 3
    时间: 2020-1-6 17:45
    大小: 266.53KB
    上传者: rdg1993
    Xilinx利用Virtex-5LXT器件实现集成化视频连接功能解决方案……