原创如何在WINCE4.2下使S3C2440支持128M内存（转载）

 2011-4-24 10:19  1682 8 8 分类: MCU/ 嵌入式

转自：http://www.nouke.com/bbs/register.php?vip=activating&r_uid=155&pwd=1183449204

http://blog.csdn.net/slyzhang/archive/2007/07/03/1676889.aspx

转载文章紧用于学习，希望能对自己和大家有所帮助！

如何在WINCE4.2下使S3C2440支持128M内存

发布时间：2007-02-07 点击率：144

1.ARM寄存器修改，确认FW.s里SMRDATA DATA是否是设的BANKSIZE为128M（默认为128M)还有B6_SCAN设为10BIT
2.MAP.a里把地址改成支持128M的
DCD 0x80000000, 0x02000000, 30 ; 30 MB SRAM(SRAM/ROM) BANK 0
  DCD 0x82000000, 0x08000000, 8 ; 32 MB SROM(SRAM/ROM) BANK 1
  DCD 0x83000000, 0x0be00000, 2 ; 32 MB SROM(SRAM/ROM) BANK 1
  DCD 0x84000000, 0x10000000, 32 ; 32 MB SROM(SRAM/ROM) BANK 2
  DCD 0x86000000, 0x18000000, 32 ; 32 MB SROM(SRAM/ROM) BANK 3
  DCD 0x87000000, 0x20000000, 1 ; 32 MB SROM(SRAM/ROM) BANK 4
  DCD 0x87800000, 0x28000000, 1 ; 32 MB SROM(SRAM/ROM) BANK 5
  DCD 0x88000000, 0x30000000, 128 ; 64 MB DRAM BANK 0, 1
  DCD 0x90800000, 0x48000000, 1 ; Memory control register
  DCD 0x90900000, 0x49000000, 1 ; USB Host register
  DCD 0x90A00000, 0x4A000000, 1 ; Interrupt Control register
  DCD 0x90B00000, 0x4B000000, 1 ; DMA control register
  DCD 0x90C00000, 0x4C000000, 1 ; Clock & Power register
  DCD 0x90D00000, 0x4D000000, 1 ; LCD control register
  DCD 0x90E00000, 0x4E000000, 1 ; NAND flash control register
  DCD 0x90F00000, 0x4F000000, 1 ; Camera control register
  DCD 0x91000000, 0x50000000, 1 ; UART control register
  DCD 0x91100000, 0x51000000, 1 ; PWM timer register
  DCD 0x91200000, 0x52000000, 1 ; USB device register
  DCD 0x91300000, 0x53000000, 1 ; Watchdog Timer register
  DCD 0x91400000, 0x54000000, 1 ; IIC control register
  DCD 0x91500000, 0x55000000, 1 ; IIS control register
  DCD 0x91600000, 0x56000000, 1 ; I/O Port register
  DCD 0x91700000, 0x57000000, 1 ; RTC control register
  DCD 0x91800000, 0x58000000, 1 ; A/D convert register
  DCD 0x91900000, 0x59000000, 1 ; SPI register
  DCD 0x91A00000, 0x5A000000, 1 ; SD Interface register
  DCD 0x91B00000, 0x5B000000, 1 ; AC97 Interface register
  DCD 0x92000000, 0x00000000, 32 ; 32 MB SROM(SRAM/ROM) BANK 0
  DCD 0x00000000, 0x00000000, 0 ; End of Table (MB MUST BE ZERO!)
3.config.bib 里改成以下：
MEMORY

;#define CHAIN_ADDRESS   81E40000
;   CHAIN         $(CHAIN_ADDRESS)   00001000   RESERVED
;   pdwXIPLoc     00000000 $(CHAIN_ADDRESS)     FIXUPVAR

;;; Tarzan Debug mode
  NK         88200000 01e00000 RAMIMAGE
;   NK         80040000 01E00000 RAMIMAGE
;   CHAIN         81E40000 00001000 RESERVED
;   DRIVERS         81E41000 001BF000 RAMIMAGE

;   RESERVE         8df00000 00080000
;   RAM           8c200000 01D00000 RAM
  RAM           8a000000 06000000 RAM

; Common RAM areas
  AUD_DMA         88002000 00002000 RESERVED
  DRV_GLB         88010000 00010000 RESERVED
;   DBGSER_DMA     88022000 00002000 RESERVED
;   SER_DMA         88024000 00002000 RESERVED
;   IR_DMA         88026000 00002000 RESERVED
  SD_DMA         88028000 00008000 RESERVED

  EDBG         88030000 00020000 RESERVED
;   CAMERA         88050000 000A0000 RESERVED
;   CAMERA         88088000 00140000 RESERVED
  DISPLAY         88100000 00100000 RESERVED
;   DISPLAY         881d0000 00030000 RESERVED

CONFIG

  COMPRESSION=ON
  KERNELFIXUPS=ON

IF IMGPROFILER
  PROFILE=ON
ENDIF

IF IMGPROFILER !
  PROFILE=OFF
ENDIF

IF IMGTRUSTROMONLY
  IF IMGNOTALLKMODE
    ROMFLAGS=12
  ENDIF
  IF IMGNOTALLKMODE !
    ROMFLAGS=10
  ENDIF
ENDIF

IF IMGTRUSTROMONLY !
  IF IMGNOTALLKMODE
    ROMFLAGS=2
  ENDIF
  IF IMGNOTALLKMODE !
    ROMFLAGS=0
  ENDIF
ENDIF

  ROMSTART=88200000
  ROMWIDTH=32
  ROMSIZE=01e00000
4.最后把BSP里所有的和config.bib里相冲突的改过来
  ok，this is all

写原创有奖励！2024面包板原创奖励正在进行中