tag 标签: Methodology

相关资源
  • 所需E币: 0
    时间: 2022-5-6 10:11
    大小: 678.69KB
    Anovelderivationmethodologyforpolynomial-LQcontrollerdesign
  • 所需E币: 0
    时间: 2022-5-6 10:05
    大小: 256.53KB
    ANewMethodologyforDesigningPDControllers
  • 所需E币: 0
    时间: 2022-5-5 18:48
    大小: 194.06KB
    XilinxDesignReuseMethodologyforASICandFPGADesigners-SYSTEM-ON-A-CHIPDESIGNSREUSESOLUTIONS(xilinx)
  • 所需E币: 1
    时间: 2022-5-5 17:49
    大小: 4.22MB
    VerificationMethodologyManualforSystemVerilog,2005,SpringerVerlag
  • 所需E币: 1
    时间: 2022-5-5 17:19
    大小: 4.28MB
    System-On-A-ChipVerification-MethodologyandTechniques,2002,KluwerAcademic
  • 所需E币: 0
    时间: 2022-5-5 11:14
    大小: 888.13KB
    AFlexiblesystemleveldesignmethodologytargetingrun-timereconfigurableFPGAs
  • 所需E币: 4
    时间: 2020-1-6 12:44
    大小: 1.07MB
    上传者: wsu_w_hotmail.com
    ASIC-to-FPGADesignMethodologyandGuidelines……
  • 所需E币: 4
    时间: 2019-12-24 20:39
    大小: 688.79KB
    上传者: wsu_w_hotmail.com
    【应用手册】TestMethodologyofErrorDetectionandRecoveryusingCRCinAlteraFPGADevicesThisapplicationnotedescribeshowtousetheenhancederrordetectioncyclicredundancycheck(CRC)featureintheArriaII,StratixIII,StratixIV,StratixV,andlaterdevices.Italsodescribesthetestmethodologyyoucanusewhentestingthecapabilityofthisfeatureinthesupporteddevices.StratixVandlaterdevicesalsosupporterrorcorrectionfeature.DuringFPGAconfiguration,theerrordetectionCRCfeaturedetectsconfigurationbitstreamcorruptionwhenthebitstreamistransferredfromanexternaldeviceintotheFPGA.Inusermode,theerrordetectionCRCfeaturedetectsasingleeventupset(SEU)anddeterminestheerrortypeandlocation.Inaddition,StratixVandlaterdevicessupportinternalscrubbing,anabilitytocorrecterrorsdetectedinusermode.TestMethodologyofErrorDetectionandRecoveryusingCRCinAlteraFPGADevicesAN-539-2.0ApplicationNoteThisapplicationnotedescribeshowtousetheenhancederrordetectioncyclicredundancycheck(CRC)featureintheArriaII,StratixIII,StratixIV,StratixV,andlaterdevices.Italsodescribesthetestmethodologyyoucan……
  • 所需E币: 4
    时间: 2019-12-24 20:20
    大小: 528.73KB
    上传者: 238112554_qq
    eSATA的测量方法MeasurementmethodologyeSATARev1.21PHYtestingmethodology……
  • 所需E币: 4
    时间: 2019-12-24 19:39
    大小: 1.2MB
    上传者: 978461154_qq
    【应用手册】AN584:TimingClosureMethodologyforAdvancedFPGADesignsToday’sdesignapplicationandperformancerequirementsaremorechallengingduetoincreasedcomplexity.Withtheevolutionofsystem-on-a-chipdesigns,designshavegrownlarger.Additionally,externalmemoryinterfacesandmixedsignaldevicesbringagreaterchallengetotimingclosure.Ifyouusethird-partyIPinyourdesigns,youmaynothavecontroloverhowtheseIPblocksarepipelined,orhowtheyarepartitioned.YourdesignmustaccommodatetimingrequirementsfortheIPusedinthesystemtoachieveafullyfunctionaldesign.Whenperformancerequirementsforanypartofadesignarenotcompletelymet,thesystemfailstofunctionasdesired.Thisapplicationnotefocusesonagenericmethodologyfortimingclosure.WhetheryouuseApplicationSpecificStandardProducts(ASSPs),ApplicationSpecificIntegratedCircuits(ASICs),orFieldProgrammableGateArrays(FPGAs),timingclosureposesachallengeforsystemdesign.TheQuartus®IIFitterdefaultsettingscanhelpyoumeetrequiredtimingconstraintsformostdesigns.However,forsomedesignsthatcannotmeettimingrequirementswithdefaultsettings,followthemethodologyinthisapplicationnotetoachievetimingclosurerequirements.Furthermore,theguidelinesandmethodologypresentedinthisdocumentcanhelpimproveproductivity,closetimingforyourdesignfaster,andreducethenumberofiterations.AN584:TimingClosureMethodologyforAdvancedFPGADesignsAugust2009AN-584-1.0IntroductionToday’sdesignapplicationandperformancerequirementsaremorechallengingduetoincreasedcomplexity.Withtheevolutionofsystem-on-a-chipdesigns,designshavegrownlarger.Additionally,externalmemoryinterfacesandmixedsignaldevicesbringagreaterchallengetotimingclosure.Ifyouusethird-partyIPinyourdesigns,youmaynothavecont……
  • 所需E币: 4
    时间: 2020-1-10 12:14
    大小: 240.34KB
    上传者: 二不过三
    clockgatingmethodology,clockgatingmethodology……
  • 所需E币: 5
    时间: 2020-1-14 11:15
    大小: 922.72KB
    上传者: wsu_w_hotmail.com
    某公司的WCDMA收发信机设计文档,IST-DesignMethodologyandImplementationofW-CDMATransceiver……
  • 所需E币: 4
    时间: 2020-1-14 18:07
    大小: 129.22KB
    上传者: givh79_163.com
    ASICDesignMethodologyPrimer,ASICDesignMethodologyPrimer……
  • 所需E币: 4
    时间: 2020-1-14 18:05
    大小: 565.17KB
    上传者: wsu_w_hotmail.com
    设计重用方法学,Reuse_methodology_manual……
  • 所需E币: 4
    时间: 2020-1-14 18:34
    大小: 1.49MB
    上传者: 978461154_qq
    【ebook】reuse_methodology_manua...,reuse_methodology_manual_third_edition……
  • 所需E币: 4
    时间: 2020-1-14 18:38
    大小: 183.88KB
    上传者: rdg1993
    设计经验-IBM_ASIC_Design_Methodology_PrimerASICProductsApplicationNoteASICDesignMethodologyPrimerAbstractThisapplicationnoteprovidesanoverviewoftheapplication-specicintegratedcircuit(ASIC)designprocess.Fourmajorphasesarediscussed:designentryandanalysis;technologyoptimizationandoorplanning;designverication;andlayout.IntroductionTheASICDesignMethodologyPrimerprovidesanoverviewofthestepsinvolvedinapplicationspecicintegratedcircuit(ASIC)design.AnASICisacollectionoflogicandmemorycircuitsonasinglesilicondie.ASICsareusedinawidevarietyofproductsrangingfromconsumerproductssuchasvideogames,digitalcameras,automobilesandpersonalcomputers,tohigh-endtechnologyproductssuchasworkstationsandsupercomputers.TheASICmarket,withsteadygrowth……
  • 所需E币: 5
    时间: 2020-1-14 19:03
    大小: 183.88KB
    上传者: 二不过三
    IBM_ASIC_Design_Methodology_PrimerASICProductsApplicationNoteASICDesignMethodologyPrimerAbstractThisapplicationnoteprovidesanoverviewoftheapplication-specicintegratedcircuit(ASIC)designprocess.Fourmajorphasesarediscussed:designentryandanalysis;technologyoptimizationandoorplanning;designverication;andlayout.IntroductionTheASICDesignMethodologyPrimerprovidesanoverviewofthestepsinvolvedinapplicationspecicintegratedcircuit(ASIC)design.AnASICisacollectionoflogicandmemorycircuitsonasinglesilicondie.ASICsareusedinawidevarietyofproductsrangingfromconsumerproductssuchasvideogames,digitalcameras,automobilesandpersonalcomputers,tohigh-endtechnologyproductssuchasworkstationsandsupercomputers.TheASICmarket,withsteadygrowth……
  • 所需E币: 0
    时间: 2020-2-16 21:13
    大小: 2.69MB
    上传者: 16245458_qq.com
    一些有关验证的书(2)-免费,Verificatiom_Methodology_Manual_for_System_Verilog……
  • 所需E币: 3
    时间: 2020-1-14 19:04
    大小: 476.32KB
    上传者: 2iot
    Methodology_for_Power_AnalysisPrimeTimePXMethodologyforPowerAnalysisVersion1.2August2006SynopsysProprietaryCopyrightNoticeandProprietaryInformationCopyright2006Synopsys,Inc.Allrightsreserved.ThisdocumentationcontainconfidentialinformationthatisthepropertyofSynopsysInc.Thedocumentationisfurnishedunderalicenseandnondisclosureagreementandmaybeusedforcopiedonlyinaccordancewiththetermsoftheagreement.Nopartofthedocumentationmaybereproduced,transmittedortranslatedinanyformorbyanymeanselectronic,mechanical,manual,optical,orotherwise,withoutpriorwrittenpermissionofSynopsys,Inc.,orasexpresslyprovidedbythelicenseagreement.RighttocopyDocumentationThelicenseagreementwithSynopsyspermitslicenseetomakecopiesofthedo……
  • 所需E币: 3
    时间: 2020-1-14 15:08
    大小: 599.77KB
    上传者: 978461154_qq
    DesignMethodologyforRFCMOSPhaseLockedLoopsDesignMethodologyforRFCMOSPhaseLockedLoopsForalistingofrecenttitlesintheArtechHouseMicrowaveLibrary,turntothebackofthisbook.DesignMethodologyforRFCMOSPhaseLockedLoopsCarlosQuemadaGuillermoBistueigoAdinInLibraryofCongressCataloging-in-PublicationDataAcatalogrecordforthisbookisavailablefromtheU.S.LibraryofCongress.BritishLibraryCataloguinginPublicationDataAcataloguerecordforthisbookisavailablefromtheBritishLibrary.ISBN-13:978-1-59693-383-5CoverdesignbyYekaterinaRatner2009ARTECHHOUSE685CantonStreetNorwood,MA02062Allrightsreserved.PrintedandboundintheUnitedStatesofAmerica.Nopartofthisbookmaybereproducedorutilizedinanyformorbyanymeans,electronicormechanical,……