tag 标签: 65nm

相关博文
  • 热度 20
    2013-7-24 16:35
    3121 次阅读|
    0 个评论
    At the Design Automation Conference this year, I had a chance to sit down with John Zuk, vice president of marketing and business development, and Massimo Sivilotti, chief scientist, at Tanner EDA . I asked what has changed in the space of analogue design over the past 25 years since I was last involved in it. That also happens to be the length of time that Tanner has been around. They told me that one of the biggest challenges and opportunities over that period has been the technologies available for implementation. In order to continue to make, say, a differential amplifier to the same specs today as we did at quarter micron is a huge challenge. Coupling this with the changes in operating voltages when there has been no such change in the physical world creates another set of challenges. Advances also lead to additional problems. For example, we can now create devices that run at higher operating temperatures, which means that the devices start being used in these area—such as on an engine block, which was not possible in the past. These all require innovations in process technology, innovations in circuit design, and innovations in applications. Tanner does not see itself as the company that wants to blaze the trail, but admits to being a fast follower company, a strategy that has worked well for it. Most of Tanner's customers are working at 65nm and larger nodes today although they also keep up with challenges being presented by the latest nodes. Most of the fabs that concentrate on analogue and mixed signal chips are also at the larger nodes. Fabs such as Tower Semiconductor Ltd., which trades as TowerJazz, don't even offer nodes smaller than around 90nm. As Sivilotti puts it: "You need to support the mainstream, but at the same time you have to have enough flexibility in the tools so that you do not constrain the people who want to go into unchartered waters." There is a fine line between simplicity and flexibility, and Tanner believes this is one of the hallmarks of its products. Tanner also believes that by having done all of the tool development internally to the company, rather than buying bits and pieces through acquisitions, it has a consistency of design that enables it to have cleaner products that are easier to maintain. Size is not always the most important attribute of a company. Longevity and company health are just as important. So while we may think of the industry as being dominated by the big three, there are other viable business models, and companies like Tanner have little desire to grow to challenge the big three. This year Tanner is expanding the flow into the digital space by offering synthesis, place, and route and has already introduced a mixed-signal simulation product. This is not an attempt to take on pure digital, but to enable mixed-signal design. It is also doing it through partnerships with other midsized EDA companies. For example, Tanner and Aldec are happy working together to create solutions where both of the companies are equally committed to the solution. This is different than trying to integrate into a big-three flow, where only one side is committed. However, it would not be possible without standards such as Verilog-AMS, which makes this type of integration possible. Open Access has been an important standard that has opened tools up and allowed for more integration. Brian Bailey EE Times  
相关资源
  • 所需E币: 3
    时间: 2022-1-2 16:18
    大小: 10.33MB
    上传者: czd886
    65nm内嵌FPGA振荡器的设计与实现方法的研究
  • 所需E币: 5
    时间: 2020-5-2 16:04
    大小: 196.84KB
    上传者: samewell
    向65nm工艺提升中的半导体清洗技术.pdf
  • 所需E币: 3
    时间: 2019-12-25 17:30
    大小: 346.09KB
    上传者: 2iot
    在65nmCycloneIIIFPGA中实现低功耗……
  • 所需E币: 3
    时间: 2020-1-4 12:12
    大小: 807.61KB
    上传者: wsu_w_hotmail.com
    随着65-nmCyclone®III系列的推出,在对成本敏感的大批量应用中,Altera帮助设计人员进一步提高了设计能力。过渡到65-nm工艺节点具有小工艺尺寸的优点:更低的成本、更好的性能以及更大的逻辑容量。然而,除了这些优点之外,65-nm艺也带来了和功耗相关的新挑战。本白皮书阐述Altera是怎样保持65-nm器件性能不变,甚至超过同类90-nm器件,同时大大降低其静态和动态功耗的。白皮书在65-nmCycloneIIIFPGA中实现低功耗随着65-nmCycloneIII系列的推出,在对成本敏感的大批量应用中,Altera帮助设计人员进一步提高了设计能力。过渡到65-nm工艺节点具有小工艺尺寸的优点:更低的成本、更好的性能以及更大的逻辑容量。然而,除了这些优点之外,65-nm艺也带来了和功耗相关的新挑战。本白皮书阐述Altera是怎样保持65-nm器件性能不变,甚至超过同类90-nm器件,同时大大降低其静态和动态功耗的。引言传统上,人们总是期望新一代FPGA具有更好的特性和性能。然而,设计人员必须将这些新特性和性能在相同的尺寸(甚至更小)上实现,并且保持功耗不变。此外,某些应用还有必须要满足的特殊功耗要求。结果,功耗在设计人员的FPGA选择标准中扮演了越来越重要的角色。为了能够以最低的功耗来实现65-nm工艺节点的低成本和高性能特性,Altera结合芯片工艺优化和QuartusIIPowerPlay功耗分析以及优化技术,生产了业界功耗最低的低成本65-nmFPGA―CycloneIII。降低功耗的优势实现低功耗目标不但使器件保持良好的工作状态,而且还有很多优势。当然,器件需要按照规范来工作以满足性能和可靠性要求,实现这些目标对整个系统都有积极的影响。降低FPGA功耗对系统设计的好处立竿见影。降低供电要求可以采用更少的元件实现成本更低的电源供电系统,从而减少了PCB面积……
  • 所需E币: 4
    时间: 2020-1-4 12:12
    大小: 247.84KB
    上传者: 2iot
    Altera在65nm半导体制造工艺上的发展策略是充分利用先进的技术和方法,以最低的成本为客户提供性能最好的器件,同时降低客户风险,保证产品尽快面市。Altera在130nm和90nm器件上的市场份额表明,高级半导体技术本质上存在风险,在一定程度上促进了FPGA体系结构的市场发展。因此,Altera自从2003年上半年以来,一直在稳固开发和测试其65nm技术。本文研究Altera在65nm工艺上的工程策略,介绍公司如何为客户降低生产和计划风险,从根本上提高密度、性能,降低成本和功耗。白皮书___________________________________________________________________Altera在65nm半导体工艺上的发展策略引言Altera在65nm半导体制造工艺上的发展策略是充分利用先进的技术和方法,以最低的成本为客户提供性能最好的器件,同时降低客户风险,保证产品尽快面市。Altera在130nm和90nm器件上的市场份额表明,高级半导体技术本质上存在风险,在一定程度上促进了FPGA体系结构的市场发展。因此,Altera自从2003年上半年以来,一直在稳固开发和测试其65nm技术。本文研究Altera在65nm工艺上的工程策略,介绍公司如何为客户降低生产和计划风险,从根本上提高密度、性能,降低成本和功耗。随着半导体制造技术达到新的极限,在65nm工艺节点上出现了特殊的产品规划、设计和交付难题。在130nm和90nm通道尺度上还可以处理的深亚微米效应,包括功耗增加、工艺偏差以及参数失效等,成为65nm工艺最显著的工程挑战。这一工艺节点的IC开发存在很大的风险,影响FPGA的工艺和性能。由于许多客户选择了可编程逻辑作为风险移植策略,Altera应用业界最前沿、最全面的方法来控制这种风险。65nm的功耗迈向65nm工艺体现了摩尔定律对密度和性能的预测。例如,与基于90nm的StratixII器件相比,下一代65nm工艺StratixFPGA系列大大提高了性能,进一步巩固了Altera的密度领先地位,扩大了Altera的器件优势。65nm工艺也降低了Al……
  • 所需E币: 3
    时间: 2019-12-24 21:38
    大小: 498.1KB
    上传者: 微风DS
    Altera®时序模型是验证FPGA设计时序简单方便的手段,它不需要进行全面的物理电信号提取和仿真。65-nm和最新FPGA三种不同的工作边角涵盖了推荐工作条件下的所有时序延时。采用FPGA时序模型保证硅片性能WP-01139-1.0白皮书Altera时序模型是验证FPGA设计时序简单方便的手段,它不需要进行全面的物理电信号提取和仿真。65-nm和最新FPGA三种不同的工作边角涵盖了推荐工作条件下的所有时序延时。引言设计人员怎样才能精确的预测全定制集成电路的时延呢?这一问题的答案是“不那么容易”。在集成电路中,有很多因素限制了对时延进行精确建模,增加了复杂度。这些因素包括具有非线性和复杂模型的物理现象,以及各种各样的大批量硅片等,而且在各种有效工作条件(电压、温度、工艺等)下都会出现这些现象。Altera开发了一种方法,能够精确预测在其FPGA中实现的所有设计的时延。为能够在FPGA中精确的建立时延模型,……