原创 Xilinx Timing Q & A

Q1:
Does the tool analyze the path crossing clock domain when timing analysis? Can I see the results in the timing reports?

A1:
It analyzes the cross-clock domain paths if the two clocks are derived clocks (DCM/PLL/MMCM etc) or related clocks.

==========