原创 [译完] Rapid System Prototyping with FPGAs - 4.1

2010-6-23 15:53 5252 8 11 分类: FPGA/CPLD

Chapter 4 System Engineering



4.1 Overview



Although the system engineering subject
matter in this chapter may be applied towards a conventional engineering
development, the principals and practices presented here are intended to aide
the FPGA engineer in a Rapid System Prototyping design effort. We should first
define a common definition that is used throughout this chapter and book as to
the meaning of a rapid development effort. The definition of Rapid System
Prototyping; is “the development of system functionality at a faster pace than
that of a conventional engineering development process, aimed toward meeting
demanding time-to-market design cycles while mitigating risks associated with a
demanding development schedule.” This is what we mean by rapid system
development through out this book.



       Rapid
development requires an efficient and well organized undertaking of identified
design tasks. This chapter focuses on the specific decisions and actions that
may minimize development risk and schedule. Understand the concepts presented
can help designers avoid design issues that can slow the development cycle and
identify common design pitfalls.



       FPGA
technology can provide a significant advantage in speeding a design to final
tested functionality. While FPGAs are inherently flexible devices, issues may
arise due to this flexibility. Care must be taken during the design phase to maintain
and enhance this flexibility since this is the primary advantage an FPGA
provides. Maintaining an FPGA’s flexibility throughout the design cycle
requires focused effort on the part of the design team. With a medium amount of
additional up-front effort, an FPGA-based embedded design can maintain maximum
flexibility and adaptability.



       There are two primary ways to learn: You can
make your own mistakes and learn from them, or you can observe and research the
mistakes of others and learn from the examples of others. The contents of this
and the following chapters have revolved from real-world experience with FPGA
rapid design projects. With the common accelerated schedules of rapid system prototyping
projects design requirements, design documentation, and design processes become
critical design factors.




第四章 系统工程开发方法



4.1 概述



本章的主题是系统工程开发方法。尽管在常规工程开发过程中也使用系统工程开发这一概念,在这一章里给出了适用于快速系统原型开发过程的开发原则和实践指导,可以给FPGA工程师们以帮助。首先,我们需要对本书中使用的快速系统原型开发一词的定义达成共识。我们在全书中对快速系统原型开发的定义是,比常规工程开发过程速度更快、周期更短的系统功能开发过程。这一过程的目标是满足上市时间的严格要求,同时还要减小由于开发时间缩短带来的各种风险



实现系统原型的快速开发需要明确设计中的各项任务,并且高效而有组织地予以实施。本章着重介绍开发过程中可以最小化开发风险和缩短开发时间的各项具体决策和操作。理解这些决策和操作的含义,有助于设计者避开可能减缓开发进度的各种设计问题,并且识别出常见的设计漏洞。



FPGA 技术,由于其固有的灵活性,可以加速产品由功能实现到功能验证直到最终上市的过程。灵活性是FPGA的主要优势。因此,在产品设计阶段必须充分地考虑FPGA的灵活性,以最大化这一优势;设计团队也需要通力合作,在开发过程中自始至终地保持这一优势。只要增加适量的前期工作,基于FPGA的嵌入式设计就可以最大程度地保持其灵活性优势并避免灵活性带来的各种问题,从而获得广泛的应用。



    有两种积累开发经验的基本方法:你可以从自己走过的弯路中得到经验,或者通过观察和研究他人的错误和学习他人的成功事例来获得经验。本章和后面各章的内容是从实际的工程实践中总结得来的经验,可以供开发者在采用FPGA进行快速原型设计的过程中参考。由于在快速系统原型设计项目中开发进度普遍加快,设计需求、设计文档和设计过程成为了设计中至关重要的因素。本章在这些方面介绍的经验,可以帮助开发者少走弯路,节省开发时间。



文章评论3条评论)

登录后参与讨论

coyoo 2009-6-15 12:11

可以扫描嘛:)

ash_riple_768180695 2009-4-9 23:57

可惜找不到电子版的,要不就请大家共同翻译了。

ilove314_323192455 2009-4-9 22:51

riple兄又给我们找到了一本好书
相关推荐阅读
ash_riple_768180695 2015-12-18 11:06
学习示例程序:FPGA快速系统原型设计--敏捷实践
        学习与开发板配套的示例程序,是敏捷实践的起点。示例程序是厂商针对开发板上提供的硬件资源和接口量身定做的工程,可以展示其FPGA芯片的功能和性能特点。从示例程序入手最大的好处就是:示...
ash_riple_768180695 2015-11-03 16:46
开发板选取:FPGA快速系统原型设计--敏捷实践
    既然是“实践”,就不能只谈编码和仿真,必须要上板运行、调试。这个虚拟项目的目标是实现一块兼容Intel82574L以太网控制器的千兆网卡,需要运行在一块具备PCIe接口和10/100/10...
ash_riple_768180695 2015-10-22 12:41
开篇:FPGA快速系统原型设计--敏捷实践
    虽然借用了 “系统原型开发”的标题,本系列文章将围绕FPGA IP级别的开发这个主题展开,如果可能的话,将扩展至FPGA System级别的开发。     先上一篇PPT:RSPwFP...
ash_riple_768180695 2013-08-26 10:21
学习SystemVerilog(二)——学习它的理由
    学习SystemVerilog的理由也很多,我在阅读SystemVerilog for Design 和 SystemVerilog for Verification两本书前言的过程中,总...
ash_riple_768180695 2013-08-26 10:19
学习SystemVerilog(一)——不学习它的理由
    想要学习SystemVerilog已经很久了。曾经尝试通过Accellera网站上给出的LRM学习,怎奈内容众多,找不出入手点和重点,只能望而却步。虽然手头有三本SystemVerilog...
ash_riple_768180695 2011-06-26 23:20
Hardware-Assisted IEEE1588 Implementation Analysis
06/18/11 11:00:05 PM         最近一段时间在研究IEEE1588-2008精确时间同步协议(PTP)。该协议可以在软件中实现,如果需要提高时间同步...
我要评论
3
8
关闭 站长推荐上一条 /2 下一条