原创 System Verilog : Functional Coverage Guidelines

2015-3-16 06:30 2691 1 1 分类: 消费电子

We have been implementing every possible checks to make sure design is verified but what have we done to check our test bench ? How do we make sure that our test bench has covered everything that needs to be covered w.r.t to specification and test plans ? Here is the place “Functional Coverage” and “SVA” comes in picture!

 

Before we start on few guidelines to follow while working with functional coverage, I would encourage you to refer various posts on functional coverage and assertions to get high level idea on architecture and usage. Click on below links

1. http://asicwithankit.blogspot.in/2011/01/coverage-model-in-system-verilog-test.html

2. http://www.asicwithankit.blogspot.com/2012/12/system-verilog-functional-coverage.html

3. http://www.asicwithankit.blogspot.com/2013/01/the-two-door-keepers-assertion-to-make.html
 

Coverage_article_Image.jpg
 
Now, Basic questions can come to mind is, "what is the difference between code and functional coverage?". Let’s understand it at high level and then we will move forward to understand guidelines for functional coverage.
 

 


Sr No

Code Coverage

Functional Coverage  and SVA

1

Derived from design code with the help of simulation tools

It is user specified, controlled approach coverage by test bench

2

Evaluate design code to check whether structure is covered or not

Measures functionality part with the help of covergroup, cover point and bins (with the help of luxury feature of System Verilog J)

(With SVA you can capture functional coverage using cover property)
 

To conclude with few guidelines from various posts on functional coverage and assertions:

Functional coverage and code coverage both are contributing highly on sign off criteria for verification. Verification engineers have to make sure that their test plan and test environment is intelligent enough to satisfy the code/functional coverage closer. Code coverage is generated by tool with the help of the simulations generated by the test environment. So test environment should be random and intelligent enough to make sure design is covered as a part of code coverage and designer should be in agreement while code coverage review. There should be valid comments with reason for all exclusions for code coverage w.r.t to design specification. Functional coverage should be written such a way that it should be able to capture all identified functionality while defining the test plan. Coverage and assertions are very important entity in the verification process and there are few guidelines that would help in verification process.

Few guidelines while working with functional coverage
 

  1. Your test plan should be based on the functionality you want to verify w.r.t to specification
  2. You should have a coverage matrix with the list of cover point details w.r.t to your test plan scenario and there should be link of traceability between test scenario and cover point.
  3. Environment should have control mechanism for enabling or disabling coverage and assertions for better control ability in your environment
  4. Don’t enable functional coverage at the beginning of the verification to avoid simulation overhead in the starting phase of verification
  5. During the initial time of the verification bug ration is typically high, as you move forward to the verification bug ration would start to drop. Here is the time when you should enable coverage and analyze it
  6. Functional coverage plan needs to be updated as verification progresses
  7. As your knowledge of the design and corner case understanding increases, you should keep updating your functional coverage plan
  8. Make effective use of cover group “trigger” and sampling mechanism. (Stay tune for sampling mechanism on upcoming blog post !)
  9. Follow meaningful names of cover group and cover points. This will help when you in debug process
  10. Coverage should not be captured on failing simulations. Make sure to gathered coverage for only passing simulation. If few tests are not passing in regression first make sure to fix those issues before come to a conclusion on coverage achievement
  11. If your tests are keep exercising the same logic in design, start developing the new tests for uncovered coverage part of coverage (coverage holes)

For guidelines on SVA, please refer to this article (http://www.asicwithankit.blogspot.com/2014/08/system-verilog-assertions-sva-types.html) !

Stay tuned to understand functional coverage sampling mechanism !

Thanks,
ASIC With Ankit

文章评论0条评论)

登录后参与讨论
相关推荐阅读
ankitgopani 2014-11-14 09:12
Semicon M&A, takeover & impacts!
Dear Readers,   Mergers and acquisition are common in today’s global market. If you take a his...
ankitgopani 2013-05-27 13:09
What is "this" in System Verilog ?
  Dear Readers,   Here I would like to share some understanding on keyword called "this". Wh...
ankitgopani 2013-05-19 00:52
System Verilog Queues which can shrink and grow !
Dear Readers, System Verilog has new data type called ‘queue’ which can grow and shrink. With SV ...
ankitgopani 2013-05-01 01:03
Verilog to System Verilog : A Successful journey towards SV
Dear Readers, We have been using standard languages and methodologies for ASIC/FPGA design and Ve...
ankitgopani 2013-03-13 21:53
What are the major factor which could trigger re-spin?
Dear Readers, I have been hearing on re-spins of chips. Many companies have gone through this pa...
广告
EE直播间
更多
我要评论
0
1
广告
关闭 热点推荐上一条 /4 下一条