用户3835046的文章-面包板社区

 

文章

首页 我的博文

用户3835046 2015-3-16 06:30: System Verilog : Functional Coverage Guidelines; We have been implementing every possible checks to make sure design is verified but what have we done to check our test bench ? How do we make sur ...; 4465 21 0 21

Coverage System Verilog

用户3835046 2014-11-14 09:12: Semicon M&A, takeover & impacts!; Dear Readers, Mergers and acquisition are common in today’s global market. If you take a history of any successful big companies in the ...; 6124 18 0 18

merger acquisitions competition

用户3835046 2013-5-27 13:09: What is "this" in System Verilog ?; Dear Readers, Here I would like to share some understanding on keyword called "this" . What is "this" in System Verilog? Ho ...; 6383 17 0 17

System Verilog ASIC With Ankit

用户3835046 2013-5-19 00:52: System Verilog Queues which can shrink and grow !; Dear Readers, System Verilog has new data type called ‘queue’ which can grow and shrink. With SV queue, we can easily add and remove element ...; 3579 23 1 24

System Verilog

用户3835046 2013-5-1 01:03: Verilog to System Verilog : A Successful journey towards SV; Dear Readers, We have been using standard languages and methodologies for ASIC/FPGA design and Verification activities. We as an engineer must k ...; 2769 20 1 21

Verilog SV System

用户3835046 2013-3-13 21:53: What are the major factor which could trigger re-spin?; Dear Readers, I have been hearing on re-spins of chips. Many companies have gone through this painful phase because of several reason/defects. ...; 3265 19 2 21

SystemVerilog ASIC Re-Spin

用户3835046 2013-2-10 01:08: ASIC-FPGA Design Verification: Running Short of Business or Resource?; As we all know the semiconductor market looks good now days and lots of companies are hiring talents for 2013-14 projection. If we keep this ...; 5878 19 1 20

ASIC FPGA Verification

关闭站长推荐

上一条

/3

下一条