Symbolic Synthesis of Clock-Gating Logic for Power Optimization of Control-Oriented Synchronous Networks
