资料
  • 资料
  • 专题
P.E.Alan的模拟集成电路设计纠错
推荐星级:
类别: 消费电子
时间:2020-01-14
大小:102.44KB
阅读数:218
上传用户:978461154_qq
查看他发布的资源
下载次数
1
所需E币
4
ebi
新用户注册即送 300 E币
更多E币赚取方法,请查看
close
资料介绍
Errata-2ndEdErrata ― 2nd Ed. 8/13/02) ( Errata of “CMOS Analog Circuit Design” 2nd Edition By Phillip E. Allen and Douglas R. Holberg (with contributions from Shengyuan Li, Roy Morin) Page 1 Page Errata 82 Line 4 after figure 3.2-3, “CISW” → “CJSW” 102 Line 2 from bottom: “2φF” → “2φF” 115 Replace the NMOS symbol in Fig. 4.1-2 with the one for an NMOS transistor in Fig. 3.1-1 of pp. 73 with the bulk connected to ground (assumed to be the lowest potential). 117 Fig. 4.1-5, replace symbol with the NMOS symbol on pp. 73. 117 Fig. 4.1-6, replace symbol with the NMOS symbol on pp. 73. 126 Fig. 4.2-3, replace symbol with the NMOS symbol on pp. 73. 130 Eq. (4.3-11), no “/” sign in numerators 133 Solution part to Example 4.3-3: delete “2 ×” in “2 × 500 ×10-6” when calculating “W/L” 133 Solution part to Exam……
版权说明:本资料由用户提供并上传,仅用于学习交流;若内容存在侵权,请进行举报,或 联系我们 删除。
相关评论 (下载后评价送E币 我要评论)
没有更多评论了
  • 可能感兴趣
  • 关注本资料的网友还下载了
  • 技术白皮书