The advent of the system-on-a-programmable-chip (SOPC) era has caused a shift in the implementation challenges facing programmable logic device (PLD) designers. From simply achieving a specified clock-to-out time or system fMAX, more abstract issues such as system throughput and bandwidth have gained importance in the PLD design process.……