原创 Vivado调用VCS仿真

2021-12-23 17:30 4127 13 6 分类: FPGA/CPLD 文集: 工具使用

1.编译仿真库
Tools->Compile Simulation Libraries
在Simulator executable path中添加vcs 仿真器可执行文件的位置

2.修改仿真配置

在Settings->Simulation->
2.1修改Target simulator为Veriolog Compiler Simulator(VCS)
2.2在以下位置修改配置
Elaboration->vcs.elaborate.vcs.more_options中添加以下配置
-cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed

常见的问题:
1.ERROR: [USF-VCS-41] Failed to locate 'vcs' executable in the shell environment 'PATH' variable. Please source the settings script included with the installation and retry this operation again.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

作者: 洋仔, 来源:面包板社区

链接: https://mbb.eet-china.com/blog/uid-me-1854387.html

版权声明:本文为博主原创,未经本人允许,禁止转载!

文章评论4条评论)

登录后参与讨论

洋仔 2024-3-19 16:48

nwpu753: ERROR: [USF-VCS-41] Failed to locate 'vcs' executable in the shell environment 'PATH' variable. Please source the settings script included with the in ...
vcs的路径没给对吧

nwpu753 2024-1-10 10:37

ERROR: [USF-VCS-41] Failed to locate 'vcs' executable in the shell environment 'PATH' variable. Please source the settings script included with the installation and retry this operation again.这个怎么解决呀

yzw92 2021-12-25 12:26

感谢楼主的分享

curton 2021-12-23 18:25

学习了
相关推荐阅读
洋仔 2023-03-07 19:51
时钟约束小练习
400m时钟使用sigma_delta算法产生(a)m的时钟使能clk_en,用来平滑156m时钟带来的vld(vld是有缺口的),然后使用400m时钟与clk_en进行时钟的2分频,产生clk_b,...
洋仔 2022-07-05 16:23
PRBS码型生成器&验证器结构
1.生成器结构2.验证器结构        PRBS Error :高电平有效,代表出错...
洋仔 2022-01-12 11:15
基于vcs+uvm+xilinx ip的仿真平台的半自动化搭建
1. 总体概述1.1软件环境   系         统:ubuntu 18.04&nbs...
洋仔 2021-12-24 09:35
Vivado仿真UVM
1.修改仿真配置在Settings->Simulation->1.1Target simulator为默认配置Vivado Simulator1.2在以下位置修改配置Compliation->xsim...
洋仔 2021-07-06 15:40
Vivado的一些tcl命令记录(待补充)
1.Report Clock Networks  report_clock_networks -name {network_1}2.分析设计中逻辑级数的分布  report_des...
我要评论
4
13
关闭 站长推荐上一条 /2 下一条