资料
  • 资料
  • 专题
allegro constraints
推荐星级:
类别: 消费电子
时间:2020-01-10
大小:173.24KB
阅读数:395
上传用户:微风DS
查看他发布的资源
下载次数
0
所需E币
4
ebi
新用户注册即送 300 E币
更多E币赚取方法,请查看
close
资料介绍
allegro constrainsAllegro constraints Constraints On line DRC on Set standard values : All etch : * line to line : * line to pads : * Etch on subclass : allowed same net DRC : of f pad to pad : * line with : 4 mils Extended design rules: Spacing rule set: Attach property, nets.. Set values: Constrain set name: RF Subclass: all etch Global fields are used to set multiple constraints only : Global Pin to pin : 5 mils Line to pin :4 mils Line to line :4 mils Via to pin: 4 mils Via to via : 4 mils Via to line : 4 mils Shape to pin :12 mils Shape to via :12 mils Shape to line :12mils Shape to shape :12mils No paired Same net DRC :off Min BB via gap: 0 mils Thru pin ,Smd pin, Test pin To thru pin : 5 mils To SMD pin :5 mils To test pin :5 mils To thru Via : 4 mils To test Via : 4 mils To B/B via :4 mils To li……
版权说明:本资料由用户提供并上传,仅用于学习交流;若内容存在侵权,请进行举报,或 联系我们 删除。
PARTNER CONTENT
相关评论 (下载后评价送E币 我要评论)
没有更多评论了
  • 可能感兴趣
  • 关注本资料的网友还下载了
  • 技术白皮书