全部
  • 全部
  • 标题
  • 简介
  • TAG
免费资料 Art of Writing TestBenche...
推荐星级:
类别: 消费电子
时间:2020-02-14
大小:121.74KB
阅读数:61
上传用户:quw431979_163.com
查看他发布的资源
下载次数
1
所需E币
0
资料介绍
Art of Writing TestBenchesArt of Writing TestBenches http://www.asic-world.com/verilog/art_testbench_writing.htmlJan-2-2006 Introduction Before you Start Example - Counter Code for Counter Test Plan Test Cases Writing TestBench Test Bench Test Bench with Clock gen Test Bench continues... Adding Reset Logic Code of reset logic Adding test case logic Test Case 1 - Asserting/ De-asserting reset Test Case 2 - Assert/ De-assert enable after reset is applied. Test Case 3 - Assert/De-assert enable and reset randomly. Adding compare Logic Introduction Writing testbench is as complex as writing the RTL code itself. This days ASIC's are getting more and more complex and thus the challenge to verify this complex ASIC. Typically 60-70% of time in any ASIC is spent on verification/validation/testing. Even though above facts ar……
1
收藏 举报
相关评论 (下载后评价送E币 我要评论)
  • lipan6126 2020-03-15
    有用!
  • 没有更多评论了
  • 可能感兴趣
  • 关注本资料的网友还下载了
  • 技术白皮书