资料
  • 资料
  • 专题
xilinx时序约束培训教材
推荐星级:
类别: 消费电子
时间:2020-01-15
大小:1.42MB
阅读数:132
上传用户:978461154_qq
查看他发布的资源
下载次数
0
所需E币
4
ebi
新用户注册即送 300 E币
更多E币赚取方法,请查看
close
资料介绍
xilinx时序约束培训教材Constraints Practical Design for Xilinx!! 该文的版权归Xilinx公司所有! 由www.edacn.com收集整理。 Make EDA serve you! Practical Design for Xilinx, Section 7, 12/29/98 Page 1 When to use Timing Constraints? Constraints add to run time, so don’t use them unless you need to Faster designs need constraining ― it depends on the speed grade of the device selected, but in general, any design with a clock speed of 50MHz or less and a reasonable number of logic levels (7 or less), doesn’t need timing constraints ― designs over 50MHz should use timing constraints ― if you have a signal clock and are under the 50MHz limit above, you will not need timing constraints - you can always add them later if you need to ― these are paths where you know you have two or more clock cycles for logic to steadystate after an in……
版权说明:本资料由用户提供并上传,仅用于学习交流;若内容存在侵权,请进行举报,或 联系我们 删除。
PARTNER CONTENT
相关评论 (下载后评价送E币 我要评论)
没有更多评论了
  • 可能感兴趣
  • 关注本资料的网友还下载了
  • 技术白皮书