资料
  • 资料
  • 专题
【应用笔记】Altera器件的IEEE1149.1 JTAG边界扫描测试(IEEE 1149.1 JTAG Boundary-Scan Testing in Altera Devices)
推荐星级:
时间:2019-12-24
大小:264.44KB
阅读数:318
上传用户:二不过三
查看他发布的资源
下载次数
0
所需E币
3
ebi
新用户注册即送 300 E币
更多E币赚取方法,请查看
close
资料介绍
【应用笔记】Altera器件的IEEE1149.1 JTAG边界扫描测试(IEEE 1149.1 JTAG Boundary-Scan Testing in Altera Devices) 当印刷电路板(PCB)变得越来越复杂的时候,全面彻底测试的需求也变得越来越重要呀。 As printed circuit boards (PCBs) become more complex, the need for thorough testing becomes increasingly important. Advances in surfacemount packaging and PCB manufacturing have resulted in smaller boards, making traditional test methods—external test probes and “bedof- nails” test fixtures—harder to implement. As a result, cost savings from PCB space reductions are sometimes offset by cost increases in traditional testing methods. IEEE 1149.1 JTAG Boundary-Scan Testing in Altera Devices June 2005, ver. 6.0 Application Note 39 Introduction As printed circuit boards (PCBs) become more complex, the need for thorough testing becomes increasingly important. Advances in surface- mount packaging and PCB manufacturing have resulted in smaller boards, making traditional test methods―external test probes and “bed- ……
版权说明:本资料由用户提供并上传,仅用于学习交流;若内容存在侵权,请进行举报,或 联系我们 删除。
相关评论 (下载后评价送E币 我要评论)
没有更多评论了
  • 可能感兴趣
  • 关注本资料的网友还下载了
  • 技术白皮书