摘要：交错多个模拟 - 数字转换器（ADC ）通常采用增加一个转换器，有效样本率的意图，尤其是如果有没有或只有很少可用的现成的ADC完成所需的样品，线性交流等应用的要求。然而，时间交错的数据转换器是不是一件容易的事，因为即使有完美的线性元件，增益/偏移不匹配和时序错误可能会导致在输出频谱中意外马刺。时间交错的模拟 - 数字转换器和路障（以及如何补偿他们）的理论方法，设计师通常会建立一个时间交错系统时遇到下面的文章提供了宝贵的见解。Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 989 Maxim > Design Support > Technical Documents > Tutorials > Basestations/Wireless Infrastructure > APP 989 Maxim > Design Support > Technical Documents > Tutorials > High-Speed Signal Processing > APP 989 Keywords: interleaving, time-interleaving, high-speed, analog-to-digital converter, high-speed ADC, coarse quantizer, fine quantizer, flash converter, bandwidth limitation, offset error, gain error, mismatches, nonlinearities, clock phase noise, clock jitter Mar 01, 2001 TUTORIAL 989 Multiply Your Sampling Rate with Time-Interleaved Data Converters Mar 01, 200……