This design example is for reference only. All of the inputs except data[3..0] are optional and included only to show how an interface PLD can act as an address on an embedded data bus.……