logic synthesis for fpga reliability

understanding clock domain crossing issues

US Navy vhdl modelling guide

using tcl to implement an efficient synthesis

introduction the verilog hardware Descr

verilog coding for logic synthesis

verilog coding styles for improved sim

verilog hardware description language Refere

verilog hdl quick reference CARDqualis

verilog hdl synthesis practical PrimerBhasker

verilog nonblocking assignments With

nonblocking assignments in verilog synthesis

vhdl coding styles methodologies kluwer

vhdl 2008 Just the New stuff

vhdl logic synthesis approach kluwer academic

writing efficient Testbenchesxilinx

writing test Benches