how to Design FSMslidescodeslattice

interfacing two clock Domains

systemc methodologies and applications kluwer

SystemOnAChip Verification Methodology

tcl the good the Bad and the Uglyintel

tcl and the TK toolkit

the Design Warriors guide to fpgas

the hardware Verification language

advanced fpga Design architecture

Design recipes for fpgas Peter wilson

understanding clock domain crossing issues

US Navy vhdl modelling guide

using tcl to implement an efficient synthesis

introduction the verilog hardware Descr

verilog coding for logic synthesis

verilog hdl synthesis practical PrimerBhasker

vhdl coding styles methodologies kluwer