IntroductionOverviewThe Device Under Test (D.U.T.)The Test Bench Instantiations Figure 1- DUT Instantiation Reg and Wire Declarations Figure 2 C Reg and Wire Declarations Initial and Always Blocks Figure 3 C An Initial Block Example Figure 4 C An Always Block Example Initialization Delays Clocks and ResetsAssign Statements. Figure 5- An Assign ExamplePrinting during Simulations $display Figure 6- $display Example $monitor Figure 7- Using $monitorTasks Figure 8- An Example of a Task C load_countCount16 Simulation Example Table 1- Simulation Steps Figure 9 C The Transcript Window for the Count16 Simulation Figure 10 C The Simulation Waveform Window for the Count16 Simulation..Gate Level Simulations Appendix A- The count16.v Verilog Source File Appendix B- The cnt16_tb.v Verilog Test Bench Source FileReference Materials ……