资料
  • 资料
  • 专题
VerilogHDLTestBenchPrimer
推荐星级:
时间:2019-12-20
大小:58.18KB
阅读数:160
上传用户:rdg1993
查看他发布的资源
下载次数
0
所需E币
3
ebi
新用户注册即送 300 E币
更多E币赚取方法,请查看
close
资料介绍
IntroductionOverviewThe Device Under Test (D.U.T.)The Test Bench Instantiations Figure 1- DUT Instantiation Reg and Wire Declarations Figure 2 C Reg and Wire Declarations Initial and Always Blocks Figure 3 C An Initial Block Example Figure 4 C An Always Block Example Initialization Delays Clocks and ResetsAssign Statements. Figure 5- An Assign ExamplePrinting during Simulations $display Figure 6- $display Example $monitor Figure 7- Using $monitorTasks Figure 8- An Example of a Task C load_countCount16 Simulation Example Table 1- Simulation Steps Figure 9 C The Transcript Window for the Count16 Simulation Figure 10 C The Simulation Waveform Window for the Count16 Simulation..Gate Level Simulations Appendix A- The count16.v Verilog Source File Appendix B- The cnt16_tb.v Verilog Test Bench Source FileReference Materials ……
版权说明:本资料由用户提供并上传,仅用于学习交流;若内容存在侵权,请进行举报,或 联系我们 删除。
PARTNER CONTENT
相关评论 (下载后评价送E币 我要评论)
没有更多评论了
  • 可能感兴趣
  • 关注本资料的网友还下载了
  • 技术白皮书