资料
  • 资料
  • 专题
【应用笔记】使用FPGA为TI TMS320C6000做外设扩展与协处理器(FPGA Peripheral Expansion & FPGA Co-Processing with a TI TMS320C6000)
推荐星级:
时间:2019-12-24
大小:552KB
阅读数:278
上传用户:wsu_w_hotmail.com
查看他发布的资源
下载次数
0
所需E币
3
ebi
新用户注册即送 300 E币
更多E币赚取方法,请查看
close
资料介绍
【应用笔记】使用FPGA为TI TMS320C6000做外设扩展与协处理器(FPGA Peripheral Expansion & FPGA Co-Processing with a TI TMS320C6000) 本应用笔记描述了外设和协处理器如何添加到德州仪器(Texas Instrument,TI)的TMS320C6000系列数字信号处理器件中去。 This application note describes how peripherals and co-processors can be added to Texas Instrument’s (TI’s) TMS320C6000 family of digital signal processing (DSP) devices. The hardware interface is a connection between TI's external memory interface (EMIF) and a first-in first-out (FIFO) buffer. In the Altera? Ateme EMIF reference design, a fast Fourier transform (FFT) co-processor and an LED peripheral provide examples of how a system can be developed using Altera development tools and architecture elements. The architecture provides flexibility to allow many types of peripherals and co-processors. The concept is demonstrated on Ateme's DMDK642 development board, which features a TI DM642 digital media processor and an Altera EP1C20 Cyclone? FPGA. FPGA Peripheral Expansion & FPGA Co-Processing with a TI TMS320C6000 July 2004, ver 1.0 Application Note 352 Introduction This application note describes how peripherals and co-processors can be added to Texas Instrument’s (TI’s) TMS320C6000 family of digital signal processing (DSP) devices. The hardware interface is a connection between TI's external memory interface (EMIF) and a first-in first-out (FIFO) buffer. In the Altera Ateme EMIF reference design, a fas……
版权说明:本资料由用户提供并上传,仅用于学习交流;若内容存在侵权,请进行举报,或 联系我们 删除。
相关评论 (下载后评价送E币 我要评论)
没有更多评论了
  • 可能感兴趣
  • 关注本资料的网友还下载了
  • 技术白皮书