经常在笔试的时候出现这样的题：检测序列为11001101，输出为1，否则输出为0。
抽空写了下代码，仅供参考。
FSM1：一段式
module machine_test1(clk,rst,din,dout);
input clk,rst;
input din;
output dout;
//11001101
parameter idle=0,
st0=1,
st1=2,
st2=3,
st3=4,
st4=5,
st5=6,
st6=7;
reg [3:0] next_state;
reg dout;
always @ (posedge clk or negedge rst)
begin
if(!rst)
begin
next_state=idle;
dout=0;
end
else
begin
case(next_state)
idle:
if(din)
begin
next_state=st0;
dout=0;
end
else
begin
next_state=idle;
dout=0;
end
st0:
if(din)
begin
next_state=st1;
dout=0;
end
else
begin
next_state=idle;
dout=0;
end
st1:
if(!din)
begin
next_state=st2;
dout=0;
end
else
begin
next_state=st1;
dout=0;
end
st2:
if(!din)
begin
next_state=st3;
dout=0;
end
else
begin
next_state=st0;
dout=0;
end
st3:
if(din)
begin
next_state=st4;
dout=0;
end
else
begin
next_state=idle;
dout=0;
end
st4:
if(din)
begin
next_state=st5;
dout=0;
end
else
begin
next_state=idle;
dout=0;
end
st5:
if(!din)
begin
next_state=st6;
dout=0;
end
else
begin
next_state=st1;
dout=0;
end
st6:
if(din)
begin
next_state=idle;
dout=1;
end
else
begin
next_state=idle;
dout=0;
end
default:
begin
next_state=idle;
dout=0;
end
endcase
end
end
endmodule
FSM2：两段式
module machine_test(clk,rst,din,dout);
input clk,rst;
input din;
output dout;
//11001101
parameter idle=0,
st0=1,
st1=2,
st2=3,
st3=4,
st4=5,
st5=6,
st6=7;
reg [3:0] current_state,next_state;
reg dout;
always @ (posedge clk or negedge rst)
begin
if(!rst)
current_state<=idle;
else
current_state<=next_state;
end
always @ (next_state or current_state or din or dout)
begin
case(current_state)
idle:
if(din)
begin
next_state=st0;
dout=0;
end
else
begin
next_state=idle;
dout=0;
end
st0:
if(din)
begin
next_state=st1;
dout=0;
end
else
begin
next_state=idle;
dout=0;
end
st1:
if(!din)
begin
next_state=st2;
dout=0;
end
else
begin
next_state=st1;
dout=0;
end
st2:
if(!din)
begin
next_state=st3;
dout=0;
end
else
begin
next_state=st0;
dout=0;
end
st3:
if(din)
begin
next_state=st4;
dout=0;
end
else
begin
next_state=idle;
dout=0;
end
st4:
if(din)
begin
next_state=st5;
dout=0;
end
else
begin
next_state=idle;
dout=0;
end
st5:
if(!din)
begin
next_state=st6;
dout=0;
end
else
begin
next_state=st1;
dout=0;
end
st6:
if(din)
begin
next_state=idle;
dout=1;
end
else
begin
next_state=idle;
dout=0;
end
default:
begin
next_state=idle;
dout=0;
end
endcase
end
endmodule
FSM3：三段式
module machine_test2(clk,rst,din,dout);
input clk,rst;
input din;
output dout;
//11001101
parameter idle=0,
st0=1,
st1=2,
st2=3,
st3=4,
st4=5,
st5=6,
st6=7,
st7=8;
reg [3:0] current_state,next_state;
reg dout;
always @ (posedge clk or negedge rst)
begin
if(!rst)
current_state<=idle;
else
current_state<=next_state;
end
always @ (next_state or current_state or din or dout)
begin
case(current_state)
idle:
if(din)
next_state=st0;
else
next_state=idle;
st0:
if(din)
next_state=st1;
else
next_state=idle;
st1:
if(!din)
next_state=st2;
else
next_state=st1;
st2:
if(!din)
next_state=st3;
else
next_state=st0;
st3:
if(din)
next_state=st4;
else
next_state=idle;
st4:
if(din)
next_state=st5;
else
next_state=idle;
st5:
if(!din)
next_state=st6;
else
next_state=st1;
st6:
if(din)
next_state=st7;
else
next_state=idle;
st7:
if(din)
next_state=st1;
else
next_state=idle;
default:
next_state=idle;
endcase
end
always @ (posedge clk)
begin
if(next_state==st7)
dout<=1'd1;
else
dout<=1'd0;
end
endmodule
- 上一篇： MAX II, Cyclone II 的最小系统连接
- 下一篇： FPGA基本结构（转自：快乐丢丢）
EE直播间
更多
-
无线前沿新技术与测试技术峰会-线上直播 直播时间： 12月05日 09:30 -
首场直播发布： Keysight AP5000 系列新型高性价比模拟信号源 直播时间： 12月06日 10:00 -
全面掌握功率表应用及校准 直播时间： 12月10日 10:00 -
提升毫米波信号测试精度 直播时间： 12月18日 14:00
关闭
站长推荐
/2 
/2
文章评论（0条评论）
登录后参与讨论