Stuart Sutherland - RTL Modeling with SystemVerilog for Simulation and Synthesis using SystemVerilog for ASIC and FPGA design-Sutherland HDL, Inc. (2017)
