资料
  • 资料
  • 专题
数字集成技术的高速双斜率A D转换
推荐星级:
类别: 测试测量
时间:2020-01-01
大小:226.87KB
阅读数:161
上传用户:16245458_qq.com
查看他发布的资源
下载次数
0
所需E币
3
ebi
新用户注册即送 300 E币
更多E币赚取方法,请查看
close
资料介绍
By using low-cost microprocessors and a program-controlled numerical-integration technique, you can achieve good noise rejection and take full advantage of the higher speeds offered by recently developed dual-slope A/D converters such as the TC7109. This and similar converters overcome the speed limitations imposed by logic-gate and analog comparator delays in earlier dual-slope devices, and the modern units can operate at rates as high as 30 to 100 samples/sec. Nevertheless, operating them at their maximum conversion rates often makes it difficult or impos- sible to achieve the high normal-mode line-frequency rejection that dual-slope A/D converters inherently offer at slower conversion rates. Thus, noise considerations have often precluded use of these converters at their rated speeds — especially in industrial environments, where line-frequency and other low-frequency noise components can be a particular problem. AN788 Numerical-Integration Techniques Speed Dual-Slope A/D Conversion The integrating A/D converter integrates the signal only in a certain Author: Gary Grandbois and Wes Freeman, time window, as Figure 1b shows. This limited integration period Microchip Technology, Inc. results in normal-mode noise rejection only when the integration ……
版权说明:本资料由用户提供并上传,仅用于学习交流;若内容存在侵权,请进行举报,或 联系我们 删除。
PARTNER CONTENT
相关评论 (下载后评价送E币 我要评论)
没有更多评论了
  • 可能感兴趣
  • 关注本资料的网友还下载了
  • 技术白皮书