资料
  • 资料
  • 专题
为您的Altera FPGA设计选择正确的调试方法
推荐星级:
时间:2019-12-24
大小:1.59MB
阅读数:206
上传用户:rdg1993
查看他发布的资源
下载次数
0
所需E币
3
ebi
新用户注册即送 300 E币
更多E币赚取方法,请查看
close
资料介绍
泰克、First Silicon Solutions(FS2)和Altera联手推出了一种功能强大的解决方案,可以迅速发现并排除各种故障,即使是最棘手复杂的故障也不例外。 Application Note Select the Correct Debug Methodology for Your Altera FPGA Design Introduction FPGA technology is advancing at an extremely fast rate. Density and performance mean devices can truly claim to fit in to the heart of the system. The largest Stratix III devices from Altera now have up to 340,000 logic elements, 16 Mbits of memory and 760 18x18 multipliers. These are complemented with phase lock loops and high-speed I/O capable of supporting the latest memory interfaces or newest serial protocols. Select the Correct Debug Methodology for Your Altera FPGA Design Application Note Traditionally, device debug was relatively simple as it was emulators to complete. This type of requirement is necessary possible to……
版权说明:本资料由用户提供并上传,仅用于学习交流;若内容存在侵权,请进行举报,或 联系我们 删除。
PARTNER CONTENT
相关评论 (下载后评价送E币 我要评论)
没有更多评论了
  • 可能感兴趣
  • 关注本资料的网友还下载了
  • 技术白皮书