原创 [博客大赛]PMT能谱测试报告

2013-12-1 19:13 2373 18 24 分类: FPGA/CPLD 文集: PET

Analysis of Energy Integration

·         Purpose:  We have developed three different ADC daughter boards using Linear, Maxim, and Analog device ADCs.  Among them the Analog ADC daughter board was found to be best performing.  Here we carry out several experiments to find optimal parameters for the energy-integration logic.

·         Experimental Conditions:  Analog ADC daughter board, single-pixel crystal

·         Result:

1.       Sampling in ADC:  We have outputted samples by ADC, so we can understand the relation between trigger and peak and the amplitude of shaped signal in ADC.  For this, we collected total 100 samples before and after a trigger per shaped signal.  Fig. 1 shows multiple shaped signals obtained this way.  The time interval between samples is 10ns, ADC sampling clock.

20130102122115387001.png

Fig. 1: Multiple shaped signals in ADC

 

2.       Shaped pulse in ADC:  Typical shaped pulse in ADC is shown in Fig. 2.  Its shape is consistent with the signal output from FEE, which implies that there is no signal distortion by ADC.  20130102122121234002.png

Fig. 2: Typical shaped pulse in ADC.

 

3.       Energy spectrum with nine-sample integration: By observing pulse samples, we have chosen nine samples around the peak so that the sum of each pulse gives a maximal value.  An example of energy spectrum acquired this way is shown in Fig. 3.

20130102122129985003.png

Fig. 3: An example of energy spectrum with nine-sample integration

 

Since we are going to use 9-bit energy, we need to rescale the energy by shifting 4 bits to the right in this case.  The new energy spectrum obtained by shifting is shown in Fig. 4.

20130102122135905004.png

Fig. 4: Rescaled energy spectrum.  It shows a high energy resolution (8%). Compared to the previous result from PPU (~10%), the energy resolution is much improved. It is most probably due to the new shaping unit and the new ADC daughter board with 10-bit resolution.  The peak-to-valley ratio is high (11) as well, compared to the previous result.

 

 

4.       Energy spectrum with 16-sample integration:  Since the new electronics is designed to handle high counting rates and the pulse width is about 200ns,  it is desirable to use more samples for energy integration.  For this, we have chosen 16 samples for energy integration.  The result is shown in Fig. 5 and its rescaled plot is shown in Fig. 6.

20130102122142570005.png

Fig. 5: Energy spectrum with 16-sample integration

 

20130102122150825006.png

Fig. 6: Rescaled energy spectrum of the result in Fig. 5. As. expected, the energy resolution and the peak-to-valley ratio are further improved to 7.6% and 13, respectively.

 

End of Document

PARTNER CONTENT

文章评论6条评论)

登录后参与讨论

coyoo 2013-1-9 09:30

我有打算写一篇博文,注意图2其实并不是PMT的原始波形,而是已经经过调理的信号,PMT的原始输出信号应该是负电压,所以可以透露的是PMT出来的信号第一步就是经过放大器(可以是VGA)放大倒相。

用户1431660 2013-1-8 20:43

呵呵,能否分享下前端电路的处理。

coyoo 2013-1-8 16:13

是,PMT类似传感器,采集的信息交由后续电路处理。

用户1431660 2013-1-8 14:45

楼主正在做PMT相关的东西么?

coyoo 2013-1-4 12:18

图3和图5的能谱是没有进行位截取,因为实际处理的时候要将能量归一到9位数据,所以积分结果需要进行截取操作,是简单的右移呢,还是掐头去尾呢,需要综合考虑。图4和图6是进行截取以后的结果。另外,图3和图4是一组;图5和图6是一组;分别代表不同积分长度的结果。可以看到图5和图6的结果要优于图3和图4,不管是能量分辨率还是峰谷比例都有提高。

coyoo 2013-1-4 12:13

图1:表示ADC的100个采样值重建的结果,可以看到有多个脉冲。 图2:是截取图1中某一个脉冲放大以后所看到的局部,即某个脉冲的波形。 后面几幅图是针对图2所示的脉冲信号进行积分得到能量,对大量的这些脉冲的能量进行“直方图”plot得到后面几幅图所示的能谱图。

用户1280534 2006-12-15 17:01

厉害

用户1053025 2006-12-4 10:06

我感觉你每次拿到什么东西修的时候,思路都异常清晰。和你说的那个打瞌睡的佳佳似乎不是同一个人。。。。
相关推荐阅读
coyoo 2025-01-16 13:07
PET探测器
记录下PET探测器的知识点。所谓探测器,即探测出核医学里的核辐射。人体代谢等反应发生的湮没产生了伽马光子,该伽马光子的能量很强,当前很难直接探测(尽管还存在直接探测的探测器)。所以,更多的时候是间接探...
coyoo 2024-12-25 14:13
ALTERA Cyclone 10器件的使用-8:特定的上电顺序
概述 Intel 要求用户为其10代FPGA器件使用特定的上电和掉电顺序,这就要求用户在进行FPGA硬件设计的时候必须选择恰当的FPGA供电方案,并合理控制完整的供电上电顺序。经过在Cyclone 1...
coyoo 2024-12-22 11:46
AD9218子板在新处理板上表现的问题
概述 新的数据处理板融合了数字和数据处理功能模块,计划采用ADI的4通道串行ADC芯片代替之前的并行ADC。由于初次使用,所以初次设计时预留了AD9218的子板的插槽。 在调试AD9633功能的同时并...
coyoo 2024-12-14 17:15
在Cyclone 10 GX器件上实现高精度TDC探索
概述 Cyclone 10 GX器件的ALM结构与Cyclone V类似,所以在Cyclone 10 GX器件上实现TDC功能理论上是可以完全参考甚至移植自Cyclone V系列的成功案例。但是,现实...
coyoo 2024-12-10 13:28
Cyclone V GX FPGA设计TDC的优化问题
概述 通过前面的研究学习,已经可以在CycloneVGX器件中成功实现完整的TDC(或者说完整的TDL,即延时线),测试结果也比较满足,解决了超大BIN尺寸以及大量0尺寸BIN的问题,但是还是存在一些...
coyoo 2024-12-03 12:20
比较器检测模拟脉冲说明(四)
概述 说明(三)探讨的是比较器一般带有滞回(Hysteresis)功能,为了解决输入信号转换速率不够的问题。前文还提到,即便使能滞回(Hysteresis)功能,还是无法解决SiPM读出测试系统需要解...
我要评论
6
18
关闭 站长推荐上一条 /3 下一条