verilog Frequently Asked Questions

DSP With fpgas 2004 2nd edition

基于 fpga 数字图像处理 原理及应用

advanced ASIC chip synthesis using syn

timing Verification of asics

digital systems Design and prototyping

fpga

systemc methodologies and applications kluwer

vhdl Made easy Pallerin Douglas Taylor

vhdl logic synthesis approach kluwer academic