FPGA和CPLD-可编程逻辑器件-第345页-面包板社区

 

FPGA/CPLD

首页 FPGA/CPLD

特权ilove314 2010-6-23 22:25: 《深入浅出玩转FPGA》签名书+视频教程光盘淘宝购买地址; 娜娜小妹已经在各个小组发帖通知大家可以提前在淘宝购买特权同学的新书《深入浅出玩转FPGA》了，但是还是时不时有热心的网友发站内信询问相关 ...; 4972 7 6 13

用户837343 2010-6-23 16:11: 基础篇：第八章第三方 EDA工具; 第8章第三方 EDA 工具第三方EDA工具是指altera 以外的所有其他厂商提供的EDA软件工具的统称。主要内容： . 第三方EDA工具综述； . 仿 ...; 3588 6 0 6

ash_riple_768180695 2010-6-23 16:05: 《基于FPGA的快速系统原型开发》第四章译后记; 《基于FPGA的快速系统原型开发》第四章终于翻译完成了。从4月2日到6月13日，在这两个半月的时间里，我利用晚上和周末的时间，先是手工输入了原文的13个小 ...; 3622 11 7 18

ash_riple_768180695 2010-6-23 16:03: [译完] Rapid System Prototyping with FPGAs - 4.8; 4.8 Summary This chapter presents the definition of rapid system prototyping as: “The development of system functionality at a pace ...; 3310 5 1 6

ash_riple_768180695 2010-6-23 16:02: [译完] Rapid System Prototyping with FPGAs - 4.7.2; 4.7.2 A rchiving the Design After the project has been completed, but before the design team is reassigned, a project design a ...; 3278 8 0 8

ash_riple_768180695 2010-6-23 16:02: [译完] Rapid System Prototyping with FPGAs - 4.7.1; 4.7.1 Controlling the FPGA Design in the Lab With the freedom to change, recompile and reload the FPGA design to a board comes th ...; 3278 5 0 5

ash_riple_768180695 2010-6-23 16:01: [译完] Rapid System Prototyping with FPGAs - 4.7; 4.7 Design Configuration Management From a management point of view, the primary objectives of configuration control are: ...; 2849 6 0 6

ash_riple_768180695 2010-6-23 16:01: [译完] Rapid System Prototyping with FPGAs - 4.6; 4.6 Support Obtaining advanced technical answers or technical clarification from a manufacturer can be challenging. Manufacturers wil ...; 2757 5 0 5

ash_riple_768180695 2010-6-23 16:00: [译完] Rapid System Prototyping with FPGAs - 4.5; 4.5 Training Work to put together the best design team possible. Having the “right” team will have a significant impact on an FPGA ...; 2812 7 0 7

ash_riple_768180695 2010-6-23 15:59: [译完] Rapid System Prototyping with FPGAs - 4.4.3; 4.4.3 Budgets and Scheduling Budgets and schedules are key tools for effective project management. In developing a budget it ...; 3575 3 0 3

ash_riple_768180695 2010-6-23 15:59: [译完] Rapid System Prototyping with FPGAs - 4.4.2; 4.4.2 Design Reviews Design reviews are very important to the FPGA design process. Reviews should be multidisciplinary and include ...; 3578 3 0 3

ash_riple_768180695 2010-6-23 15:58: [译完] Rapid System Prototyping with FPGAs - 4.4.1; 4.4.1 Team Communication Consider having regular informal coordination meetings. They do not have to be long, but they must be ef ...; 2593 6 0 6

ash_riple_768180695 2010-6-23 15:57: [译完] Rapid System Prototyping with FPGAs - 4.4; 4.4 Project Engineering and Management Project management is an important part of an FPGA design effort. Design team members will en ...; 3140 4 0 4

ash_riple_768180695 2010-6-23 15:54: [译完] Rapid System Prototyping with FPGAs - 4.3; 4.3 Defined FPGA Design Process Most organizations have not developed an official defined FPGA design process or procedure. Instead, ...; 3820 3 0 3

ash_riple_768180695 2010-6-23 15:54: [译完] Rapid System Prototyping with FPGAs - 4.2; 4.2 Common Design Challenges and Mistakes An FPGA design mistake may be defined as a design that does not achieve the desired ratio of FPGA resource ...; 3310 3 3 6

1 ... 341 342 343 344345346 347 348 ... 500 / 500 页下一页

关闭站长推荐

上一条

/3

下一条