FPGA和CPLD-可编程逻辑器件-第346页-面包板社区

 

FPGA/CPLD

首页 FPGA/CPLD

ash_riple_768180695 2010-6-23 16:03: [译完] Rapid System Prototyping with FPGAs - 4.8; 4.8 Summary This chapter presents the definition of rapid system prototyping as: “The development of system functionality at a pace ...; 3332 5 1 6

ash_riple_768180695 2010-6-23 16:02: [译完] Rapid System Prototyping with FPGAs - 4.7.2; 4.7.2 A rchiving the Design After the project has been completed, but before the design team is reassigned, a project design a ...; 3320 8 0 8

ash_riple_768180695 2010-6-23 16:02: [译完] Rapid System Prototyping with FPGAs - 4.7.1; 4.7.1 Controlling the FPGA Design in the Lab With the freedom to change, recompile and reload the FPGA design to a board comes th ...; 3296 5 0 5

ash_riple_768180695 2010-6-23 16:01: [译完] Rapid System Prototyping with FPGAs - 4.7; 4.7 Design Configuration Management From a management point of view, the primary objectives of configuration control are: ...; 2888 6 0 6

ash_riple_768180695 2010-6-23 16:01: [译完] Rapid System Prototyping with FPGAs - 4.6; 4.6 Support Obtaining advanced technical answers or technical clarification from a manufacturer can be challenging. Manufacturers wil ...; 2792 5 0 5

ash_riple_768180695 2010-6-23 16:00: [译完] Rapid System Prototyping with FPGAs - 4.5; 4.5 Training Work to put together the best design team possible. Having the “right” team will have a significant impact on an FPGA ...; 2846 7 0 7

ash_riple_768180695 2010-6-23 15:59: [译完] Rapid System Prototyping with FPGAs - 4.4.3; 4.4.3 Budgets and Scheduling Budgets and schedules are key tools for effective project management. In developing a budget it ...; 3609 3 0 3

ash_riple_768180695 2010-6-23 15:59: [译完] Rapid System Prototyping with FPGAs - 4.4.2; 4.4.2 Design Reviews Design reviews are very important to the FPGA design process. Reviews should be multidisciplinary and include ...; 3591 3 0 3

ash_riple_768180695 2010-6-23 15:58: [译完] Rapid System Prototyping with FPGAs - 4.4.1; 4.4.1 Team Communication Consider having regular informal coordination meetings. They do not have to be long, but they must be ef ...; 2606 6 0 6

ash_riple_768180695 2010-6-23 15:57: [译完] Rapid System Prototyping with FPGAs - 4.4; 4.4 Project Engineering and Management Project management is an important part of an FPGA design effort. Design team members will en ...; 3171 4 0 4

ash_riple_768180695 2010-6-23 15:54: [译完] Rapid System Prototyping with FPGAs - 4.3; 4.3 Defined FPGA Design Process Most organizations have not developed an official defined FPGA design process or procedure. Instead, ...; 3867 3 0 3

ash_riple_768180695 2010-6-23 15:54: [译完] Rapid System Prototyping with FPGAs - 4.2; 4.2 Common Design Challenges and Mistakes An FPGA design mistake may be defined as a design that does not achieve the desired ratio of FPGA resource ...; 3388 4 3 7

ash_riple_768180695 2010-6-23 15:53: [译完] Rapid System Prototyping with FPGAs - 4.1; Chapter 4 System Engineering 4.1 Overview Although the system engineering subject matter in this chapter may be applied towards a conventi ...; 5295 8 3 11

ash_riple_768180695 2010-6-23 15:52: 《基于FPGA的快速系统原型开发》评阅人意见; 国庆放假前，riple曾经跟一家出版社联系过翻译出版《基于FPGA的快速系统原型开发》一书的事，经过了一个多月的等待，得到了否定的答复。原因是该 ...; 3633 9 13 22

用户837343 2010-6-23 15:46: 高级篇：第1章可编程逻辑设计指导原则; 第1章可编程逻辑设计指导原则（1）面积和速度的平衡与互换原则。 “面积”指一个设计所消耗FPGA/CPLD的逻辑资源数量：对于F ...; 3746 6 0 6

1 ... 342 343 344 345346347 348 349 ... 500 / 500 页下一页

关闭站长推荐

上一条

/3

下一条