资料
  • 资料
  • 专题
Using General-Purpose PLLs with APEX II Devices
推荐星级:
类别: 制造与封装
时间:2020-01-06
大小:431.48KB
阅读数:225
上传用户:2iot
查看他发布的资源
下载次数
0
所需E币
4
ebi
新用户注册即送 300 E币
更多E币赚取方法,请查看
close
资料介绍
    APEXTM II devices have ClockLockTM, ClockBoostTM, and ClockShiftTM features that use general-purpose phase-locked loops (PLLs) to increase performance and provide clock-frequency synthesis. The ClockLock feature minimizes clock delay and clock skew within the device, reducing clock-to-output and setup times while maintaining zero hold times. APEX II devices also include advanced ClockBoost circuitry for fractional or integer multiplication. Designers can use ClockBoost circuitry to run the internal logic of the device at a faster or slower rate than the input clock frequency. The ClockShift circuitry allows complex clock phase- and delay-shifting applications. APEX II general-purpose PLLs also generate external clock outputs with feedback ability. These enhanced features permit system-level clock management and skew control in APEX II devices.……
版权说明:本资料由用户提供并上传,仅用于学习交流;若内容存在侵权,请进行举报,或 联系我们 删除。
PARTNER CONTENT
相关评论 (下载后评价送E币 我要评论)
没有更多评论了
  • 可能感兴趣
  • 关注本资料的网友还下载了
  • 技术白皮书